MPQ9841 – 36V, 1A, LOW IQ, SYNC STEP-DOWN CONVERTER, AEC-Q100

MPQ9841 Rev.1.02

www.MonolithicPower.com

24

5/10/2019

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2019 MPS. All Rights Reserved.

PCB Layout Guidelines (8)

Efficient PCB layout is critical for stable operation,

especially for the input capacitor placement. A

four-layer layout is strongly recommended to

achieve better thermal performance. For best

results, refer to Figure 7 and follow the guidelines

below.

1. Use a large ground plane to connect directly

to PGND. Recommend to connect pin1 to

GND for symmetric input structure if in-phase

not used. Pin3 and pin10 are internally

connected. Connecting together on layout or

not are both OK. Recommend to leave pin3

floating for shorter pin4 and pin1 trace and

smaller input hot loop.

2. Add vias near PGND if the bottom layer is a

ground plane.

3. Ensure that the high-current paths at GND

and VIN have short, direct, and wide traces.

4. Place

the

ceramic

input

capacitors,

especially the small package size (0603)

input bypass capacitor, as close to VIN and

PGND as possible to minimize high-

frequency noise.

5. Keep the connection of the input capacitor

and VIN as short and wide as possible.

6. Place the VCC capacitor as close to VCC

and GND as possible.

7. Route SW and BST away from sensitive

analog areas such as FB.

8. Place the feedback resistors close to the

chip to ensure that the trace connecting to

FB is as short as possible.

9. Use multiple vias to connect the power

planes to the internal layers.

NOTE:

8) The recommended PCB layout is based on Figure 8.

Top Layer

Inner Layer 1

Inner Layer 2

Bottom Layer

Figure 7: Recommended PCB Layout