Electronic Components Datasheet Search
  English  ▼

X  

AD9785 Datasheet(PDF) 4 Page - Analog Devices

Part # AD9785
Description  Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9785 Datasheet(HTML) 4 Page - Analog Devices

  AD9785 Datasheet HTML 1Page - Analog Devices AD9785 Datasheet HTML 2Page - Analog Devices AD9785 Datasheet HTML 3Page - Analog Devices AD9785 Datasheet HTML 4Page - Analog Devices AD9785 Datasheet HTML 5Page - Analog Devices AD9785 Datasheet HTML 6Page - Analog Devices AD9785 Datasheet HTML 7Page - Analog Devices AD9785 Datasheet HTML 8Page - Analog Devices AD9785 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 64 page
background image
AD9785/AD9787/AD9788
Rev. 0 | Page 4 of 64
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, IOUTFS = 20 mA, maximum sample rate, unless
otherwise noted.
Table 2.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input VIN Logic High
2.0
V
Input VIN Logic Low
0.8
V
LVDS INPUT (SYNC_I+, SYNC_I−)
SYNC_I+ = V1A, SYNC_I− = V1B
Input Voltage Range, VIA or VIB
825
1575
mV
Input Differential Threshold, VIDTH
–100
+100
mV
Input Differential Hysteresis, VIDTHH − VIDTHL
20
mV
Receiver Differential Input Impedance, RIN
80
120
Ω
LVDS Input Rate (fSYNC_I = fDATA)
30
MHz
Setup Time, SYNC_I to DAC Clock
0.45
ns
Hold Time, SYNC _I to DAC Clock
0.25
ns
LVDS DRIVER OUTPUTS (SYNC_O+, SYNC_O−)
SYNC_O+ = VOA, SYNC_O− = VOB, 100 Ω termination
Output Voltage High, VOA or VOB
825
1575
mV
Output Voltage Low, VOA or VOB
1025
mV
Output Differential Voltage, |VOD|
150
200
250
mV
Output Offset Voltage, VOS
1150
1250
mV
Output Impedance, Single-Ended, RO
80
100
120
Ω
DAC CLOCK INPUT (REFCLK+, REFCLK–)
Differential Peak-to-Peak Voltage
400
800
1600
mV
Common-Mode Voltage
300
400
500
mV
Maximum Clock Rate
DVDD18 = 1.8 V ± 5%
800
MHz
DVDD18 = 1.9 V ± 5%
900
MHz
MAXIMUM INPUT DATA RATE
1× Interpolation
250
MSPS
2× Interpolation
250
MSPS
4× Interpolation
DVDD18 = 1.8 V ± 5%
200
MSPS
DVDD18 = 1.9 V ± 5%
225
MSPS
8× Interpolation
DVDD18 = 1.8 V ±5%
100
MSPS
DVDD18 = 1.9 V ± 5%
112.5
MSPS
SERIAL PERIPHERAL INTERFACE
Maximum Clock Rate (SCLK)
40
MHz
Minimum Pulse Width High
12.5
ns
Minimum Pulse Width Low
12.5
ns
Setup Time, SPI_SDIO to SCLK
2.8
ns
Hold Time, SPI_SDIO to SCLK
0.0
ns
Setup Time, SPI_CSB to SCLK
3.0
ns
Data Valid, SPI_SDO to SCLK
10.0
ns
INPUT DATA
All modes, −40°C to +85°C1
Setup Time, Input Data to DATACLK
460
ns
Hold Time, Input Data to DATACLK
−1.5
ns
Setup Time, Input Data to REFCLK
−0.25
ns
Hold Time, Input Data to REFCLK
2.4
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com