Electronic Components Datasheet Search
  English  ▼

X  

LTC1064 Datasheet(PDF) 11 Page - Analog Devices

Part # LTC1064
Description  Clock-Tunable, Quad Second Order, Filter Building Blocks
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC1064 Datasheet(HTML) 11 Page - Analog Devices

Back Button LTC1064 Datasheet HTML 7Page - Analog Devices LTC1064 Datasheet HTML 8Page - Analog Devices LTC1064 Datasheet HTML 9Page - Analog Devices LTC1064 Datasheet HTML 10Page - Analog Devices LTC1064 Datasheet HTML 11Page - Analog Devices LTC1064 Datasheet HTML 12Page - Analog Devices LTC1064 Datasheet HTML 13Page - Analog Devices LTC1064 Datasheet HTML 14Page - Analog Devices LTC1064 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 30 page
background image
LTC1068 Series
11
1068fc
PIN FUNCTIONS
BLOCK DIAGRAM
path. A 200Ω resistor between clock source and Pin 11
will slow down the rise and fall times of the clock to further
reduce charge coupling (Figures 1 and 2).
Output Pins
Each 2nd order section of an LTC1068 device has three
outputs that typically source 17mA and sink 6mA. Driv-
ing coaxial cables or resistive loads less than 20k will
degrade the total harmonic distortion performance of
any filter design. When evaluating the distortion or noise
performance of a particular filter design implemented with
a LTC1068 device, the final output of the filter should be
buffered with a wideband, noninverting high slew rate
amplifier (Figure 3).
Inverting Input Pins
These pins are the inverting inputs of internal op amps
and are susceptible to stray capacitive coupling from low
impedance signal outputs and power supply lines.
In a printed circuit layout any signal trace, clock source
trace or power supply trace should be at least 0.1 inches
away from any inverting input pins
Summing Input Pins
These are voltage input pins. If used, they should be driven
with a source impedance below 5k. When they are not
used, they should be tied to the analog ground pin.
The summing pin connections determine the circuit to-
pology (mode) of each 2nd order section. Please refer to
Modes of Operation.
Figure 3. Wideband Buffer
+
–
LT®1354
1k
1068 F03
+
+
RA*
RB*
V+ (8)
CLK (21)
V– (23)
NC (6)
NC (9)
NC (20)
NC (22)
AGND (7)
1068 BD
–
+
+
+
+
+
+
+
+
HPC/NC
(27)
BPC
(26)
LPC
(25)
HPB/NB
(2)
BPB
(3)
LPB
(4)
*THE RATIO RA/RB VARIES ±2%
BPA
(12)
LPA
(11)
INV A
(14)
AGND
(7)
INV C
(28)
HPA/NA
(13)
+ Σ
SA
(10)
–
+
–
+
–
+
–
+
INV D
(15)
INV B
(1)
HPD/ND
(16)
Σ
–
SB
(5)
Σ
–
SC
(24)
Σ
–
SD
(19)
+
+
BPD
(17)
LPD
(18)
PIN 28-LEAD SSOP PACKAGE
DEVICE
LTC1068
LTC1068-200
LTC1068-25
LTC1068-50
RA
10k
11.3k
RB
10k
8.6k



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com