Electronic Components Datasheet Search
  English  ▼

X  

DA9131 Datasheet(PDF) 39 Page - Renesas Technology Corp

Part # DA9131
Description  High-Performance, Dual-Channel DC-DC Converter for Mobile and Portable Applications
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA9131 Datasheet(HTML) 39 Page - Renesas Technology Corp

Back Button DA9131 Datasheet HTML 35Page - Renesas Technology Corp DA9131 Datasheet HTML 36Page - Renesas Technology Corp DA9131 Datasheet HTML 37Page - Renesas Technology Corp DA9131 Datasheet HTML 38Page - Renesas Technology Corp DA9131 Datasheet HTML 39Page - Renesas Technology Corp DA9131 Datasheet HTML 40Page - Renesas Technology Corp DA9131 Datasheet HTML 41Page - Renesas Technology Corp DA9131 Datasheet HTML 42Page - Renesas Technology Corp DA9131 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 59 page
background image
DA9131 Datasheet
R16DS0576EJ0300
Rev.03.00
July 18, 2025
CFR0011-120-00
Page 39
Bit
Type
Symbol
Description
[3:0]
RW
CH2_EN_DLY
Delay for CH2 enable. Active with GPIO configured as EN1&EN2 control
and IC_EN control. Initial value is determined by CONF pin setting at the
start-up in CONF_EN = 1
Value
Description
0x0
0
0x1
0.5 ms
0x2
1.0 ms
0x3
1.5 ms
0x4
2.0 ms
0x5
2.5 ms
0x6
3.0 ms
0x7
3.5 ms
0x8
4.0 ms
0x9
4.5 ms
0xA
5.0 ms
0xB
5.5 ms
0xC
6.0 ms
0xD
6.5 ms
0xE
7.0 ms
0xF
7.5 ms
Table 35. SYS_CONFIG_2 (0x0D)
Bit
Type
Symbol
Description
[6:5]
RW
OC_LATCHOFF
Over-current latch -off setting. BUCK shut-down after OCP for
8 µs/1 ms/3 ms unless disable setting. IRQ is generated unless IRQ is
masked.
Value
Description
0x0
Latch off disable
0x1
Latch off after 8 µs of OCP signal
0x2
Latch off after 1 ms of OCP signal
0x3
Latch off after 3 ms of OCP signal
[4]
RW
OC_DVC_MASK
Over-current event (IRQ and latch -off feature) mask during DVC ramp -up
and ramp-down for both CH1 and CH2
[3:2]
RW
PG_DVC_MASK
Power-good mask during DVC for both CH1 and CH2
Value
Description
0x0
No mask
0x1
Mask as not power-good during DVC
0x2
Mask as power-good during DVC
0x3
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com