Electronic Components Datasheet Search
  English  ▼

X  

GD32H757VMT7 Datasheet(PDF) 123 Page - GigaDevice Semiconductor (Beijing) Inc.

Part # GD32H757VMT7
Description  Arm® Cortex®-M7 32-bit MCU
PDF  151 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Direct Link  http://www.gigadevice.com/
Logo GIGADEVICE - GigaDevice Semiconductor (Beijing) Inc.

GD32H757VMT7 Datasheet(HTML) 123 Page - GigaDevice Semiconductor (Beijing) Inc.

Back Button GD32H757VMT7 Datasheet HTML 119Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 120Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 121Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 122Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 123Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 124Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 125Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 126Page - GigaDevice Semiconductor (Beijing) Inc. GD32H757VMT7 Datasheet HTML 127Page - GigaDevice Semiconductor (Beijing) Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 151 page
background image
GD32H757xx Datasheet
122
Symbol
Parameter
Test conditions
Min
Typ
Max
Unit
0x800 after factory
calibration
VREFP = 1.8 V
—
—
±8
Gain(2)
Gain error
DAC output buffer ON
—
—
±0.5
%
DAC output buffer OFF
—
—
±0.5
(1)
Value guaranteed by design, not 100% tested in production.
(2)
Value guaranteed by characterization, not 100% tested in production.
4.22.
I2C characteristics
Table 4-55. I2C characteristics(1)(2)
Symbol
Parameter
Conditions
Standard mode
Fast mode
Fast mode
plus
Unit
Min
Max
Min
Max
Min
Max
tSCL(H)
SCL clock high time
—
4.0
—
0.6
—
0.2
—
μs
tSCL(L)
SCL clock low time
—
4.7
—
1.3
—
0.5
—
μs
tSU(SDA)
SDA setup time
—
250
—
100
—
50
—
ns
tH(SDA)
SDA data hold time
—
0(3)
3450
0
900
0
450
ns
tR(SDA/SCL)
SDA and SCL rise
time
—
—
1000
—
300
—
120
ns
tF(SDA/SCL)
SDA and SCL fall
time
—
—
300
—
300
—
120
ns
tH(STA)
Start condition hold
time
—
4.0
—
0.6
—
0.26
—
μs
tSU(STA)
Repeated Start
condition setup time
—
4.7
—
0.6
—
0.26
—
μs
tSU(STO)
Stop condition setup
time
—
4.0
—
0.6
—
0.26
—
μs
tBUFF
Stop to Start
condition time (bus
free)
—
4.7
—
1.3
—
0.5
—
μs
(1)
Value guaranteed by design, not 100% tested in production.
(2)
To ensure the standard mode I2C frequency, fPCLK1 must be at least 2 MHz. To ensure the fast mode I2C
frequency, fPCLK1 must be at least 4 MHz. To ensure the fast mode plus I2C frequency, fPCLK1 must be at least a
multiple of 10 MHz.
(3)
The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the
falling edge of SCL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com