Electronic Components Datasheet Search
  English  ▼

X  

CY28443 Datasheet(PDF) 3 Page - Cypress Semiconductor

Part # CY28443
Description  Clock Generator for Intel짰 Calistoga Chipset
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY28443 Datasheet(HTML) 3 Page - Cypress Semiconductor

  CY28443 Datasheet HTML 1Page - Cypress Semiconductor CY28443 Datasheet HTML 2Page - Cypress Semiconductor CY28443 Datasheet HTML 3Page - Cypress Semiconductor CY28443 Datasheet HTML 4Page - Cypress Semiconductor CY28443 Datasheet HTML 5Page - Cypress Semiconductor CY28443 Datasheet HTML 6Page - Cypress Semiconductor CY28443 Datasheet HTML 7Page - Cypress Semiconductor CY28443 Datasheet HTML 8Page - Cypress Semiconductor CY28443 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 25 page
background image
PRELIMINARY
CY28443
Document #: 38-07716 Rev *C
Page 3 of 25
.
Frequency Select Pins (FSA, FSB, and FSC)
Host clock frequency selection is achieved by applying the
appropriate logic levels to FSA, FSB, FSC inputs prior to
VTT_PWRGD# assertion (as seen by the clock synthesizer).
Upon VTT_PWRGD# being sampled low by the clock chip
(indicating processor VTT voltage is stable), the clock chip
samples the FSA, FSB, and FSC input values. For all logic
levels of FSA, FSB, and FSC, VTT_PWRGD# employs a
one-shot
functionality
in
that
once
a
valid
low
on
VTT_PWRGD# has been sampled, all further VTT_PWRGD#,
FSA, FSB, and FSC transitions will be ignored, except in test
mode
52
REF1/FCTSEL0
I/O, SE
PD
Fixed 14.318-MHz Clock Output / 3.3 LVTTL input for selecting for pin 14,
15 (DOT96[T/C], 27M-non-spread and Spread) and pin 17,18 (SRC[T/C]0 or
100M[T/C]_SST)
(sampled on the VTT_PWRGD# assertion).
53
REF0/FSC
I/O
Fixed 14.318-MHz clock output / 3.3V-tolerant input for CPU frequency
selection
Refer to DC Electrical Specification Table for VilFS_C, VimFS_C and VihFS_C
specifications
54
CPU_STP#
I, PU
3.3V LVTTL input for CPU_STP# active LOW.
55
PCI_STP#
I, PU
3.3V LVTTL input for PCI_STP# active LOW.
56
PCI2/SEL_CLKREQ# I/O, PD
SE
Fixed 33-MHz clock output/3.3V-tolerant input for CLKREQ# pins 32 and 33
selection
(sampled on the VTT_PWRGD# assertion).
0 = CLKREQ#[A:B] functionality
1 = SRC[T/C]9 functionality
Pin Descriptions (continued)
Pin No.
Name
Type
Description
FCTSEL1 FCTSEL0 PIN 14
PIN 15
PIN 17
PIN 18
0
0
DOT96T
DOT96C
100MT_SST 100MC_SST
0
1
DOT96T
DOT96C
SRCT0
SRCC0
1
0
27M_non spread 27M_Spread SRCT0
SRCC0
1
1
OFF Low
TBD
SRCT0
SRCC0
Table 1. Frequency Select Table FSA, FSB and FSC
FSC
FSB
FSA
CPU
SRC
PCIF/PCI
27MHz
REF0
DOT96
USB
1
0
1
100 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
0
1
133 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
1
1
166 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz
0
1
0
200 MHz
100 MHz
33 MHz
27 MHz
14.318 MHz
96 MHz
48 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com