| Electronic Components Datasheet Search |
|
DRA752ABC Datasheet(PDF) 98 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRA752ABC Datasheet(HTML) 98 Page - Texas Instruments |
|
98 / 443 page ![]() 98 DRA756, DRA755, DRA754, DRA752 DRA751, DRA750, DRA746, DRA745, DRA744 SPRS950F – DECEMBER 2015 – REVISED MAY 2019 www.ti.com Submit Documentation Feedback Product Folder Links: DRA756 DRA755 DRA754 DRA752 DRA751 DRA750 DRA746 DRA745 DRA744 Terminal Configuration and Functions Copyright © 2015–2019, Texas Instruments Incorporated 4.4 Signal Descriptions Many signals are available on multiple pins, according to the software configuration of the pin multiplexing options. 1. SIGNAL NAME: The name of the signal passing through the pin. NOTE The subsystem multiplexing signals are not described in Table 4-2 and Table 4-3. 2. DESCRIPTION: Description of the signal 3. TYPE: Signal direction and type: – I = Input – O = Output – IO = Input or output – D = Open Drain – DS = Differential – A = Analog – PWR = Power – GND = Ground 4. BALL: Associated ball(s) bottom NOTE For more information, see the Control Module / Control Module Register Manual section of the device TRM. 4.4.1 Video Input Ports (VIP) NOTE For more information, see the Video Input Port (VIP) section of the device TRM. CAUTION The I/O timings provided in Section 7, Timing Requirements and Switching Characteristics are applicable for all combinations of signals for vin1, vin5 and vin6. However, the timings are only valid for vin2, vin3, and vin4 if signals within a single IOSET are used. The IOSETs are defined in the Table 7-4, Table 7-5 and Table 7-6. Table 4-4. VIP Signal Descriptions SIGNAL NAME DESCRIPTION TYPE BALL Video Input 1 vin1a_clk0 Video Input 1 Port A Clock input.Input clock for 8-bit 16-bit or 24-bit Port A video capture. Input data is sampled on the CLK0 edge. I AG8 vin1a_de0 Video Input 1 Data Enable input (1) I AD9 vin1a_fld0 Video Input 1 Port A Field ID input (1) I AF9 vin1a_hsync0 Video Input 1 Port A Horizontal Sync input (1) I AE9 vin1a_vsync0 Video Input 1 Port A Vertical Sync input (1) I AF8 vin1a_d0 Video Input 1 Port A Data input (1) I AE8 vin1a_d1 Video Input 1 Port A Data input (1) I AD8 vin1a_d2 Video Input 1 Port A Data input (1) I AG7 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |