TMS320VC5502 datasheet(63/190 Pages) TI

63 / 190 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166J – APRIL 2001 – REVISED AUGUST 2006

3.10.5.5 PLL Divider2 Register (PLLDIV2) for SYSCLK2

This register controls the value of the divider D2 for SYSCLK2. It is in both the BYPASS and PLL paths.

D2EN

Reserved

R/W, 1

R, 0000000

Reserved

PLLDIV2

R, 000

R/W, 00011

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-19. PLL Divider 2 Register Layout (0x1C8E)

Table 3-17. PLL Divider 2 Register Bit Field Description

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

D2EN

R/W

Divider D2 enable

•

D2EN = 0: Divider 2 disabled

•

D2EN = 1: Divider 2 enabled

Reserved

14:5

0000000000

Reserved. Reads return 0. Writes have no effect.

PLLDIV2

4:0

R/W

00011

Divider D2 ratio (SYSCLK2 divider)

•

PLLDIV2 = 00000: Divide by 1

•

PLLDIV2 = 00001: Divide by 2

•

PLLDIV2 = 00010: Reserved

•

PLLDIV2 = 00011: Divide by 4

•

PLLDIV2 = 00100–11111: Reserved

Submit Documentation Feedback

Functional Overview

TMS320VC5502 Datasheet(PDF) 63 Page - Texas Instruments

TMS320VC5502 Datasheet(HTML) 63 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL