Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 81 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 81 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 77Page - Texas Instruments TMS320VC5502 Datasheet HTML 78Page - Texas Instruments TMS320VC5502 Datasheet HTML 79Page - Texas Instruments TMS320VC5502 Datasheet HTML 80Page - Texas Instruments TMS320VC5502 Datasheet HTML 81Page - Texas Instruments TMS320VC5502 Datasheet HTML 82Page - Texas Instruments TMS320VC5502 Datasheet HTML 83Page - Texas Instruments TMS320VC5502 Datasheet HTML 84Page - Texas Instruments TMS320VC5502 Datasheet HTML 85Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 190 page
background image
www.ti.com
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166J – APRIL 2001 – REVISED AUGUST 2006
Table 3-30. Peripheral IDLE Control Register Bit Field Description (continued)
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
ID
6(1)
R/W
0
ID bit
•
ID = 0:
ID remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
ID = 1:
ID is disabled when ISTR.PERIS = 1 and the IDLE instruction is
executed.
IO
5(1)
R/W
0
IO bit
•
IO = 0:
GPIO remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
IO = 1:
GPIO is disabled when ISTR.PERIS = 1 and the IDLE instruction
is executed.
SP2
4(1)
R/W
0
McBSP2 bit
•
SP2 = 0:
McBSP2 remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
SP2 = 1:
McBSP2 is disabled when ISTR.PERIS = 1 and the IDLE
instruction is executed.
SP1
3(1)
R/W
0
McBSP1 bit
•
SP1 = 0:
McBSP1 remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
SP1 = 1:
McBSP1 is disabled when ISTR.PERIS = 1 and the IDLE
instruction is executed.
SP0
2(1)
R/W
0
McBSP0 bit
•
SP0 = 0:
McBSP0 remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
SP0 = 1:
McBSP0 is disabled when ISTR.PERIS = 1 and the IDLE
instruction is executed.
TIM1
1(1)
R/W
0
TIMER1 bit
•
TIM1 = 0:
TIMER1 remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
TIM1 = 1:
TIMER1 is disabled when ISTR.PERIS = 1 and the IDLE
instruction is executed.
TIM0
0(1)
R/W
0
TIMER0 bit
•
TIM0 = 0:
TIMER0 remains active when ISTR.PERIS = 1 and the IDLE
instruction is executed.
•
TIM0 = 1:
TIMER0 is disabled when ISTR.PERIS = 1 and the IDLE
instruction is executed.
Submit Documentation Feedback
Functional Overview
81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com