Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LAN9312 Datasheet(PDF) 188 Page - SMSC Corporation

Part # LAN9312
Description  High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
PDF  458 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9312 Datasheet(HTML) 188 Page - SMSC Corporation

Back Button LAN9312 Datasheet HTML 184Page - SMSC Corporation LAN9312 Datasheet HTML 185Page - SMSC Corporation LAN9312 Datasheet HTML 186Page - SMSC Corporation LAN9312 Datasheet HTML 187Page - SMSC Corporation LAN9312 Datasheet HTML 188Page - SMSC Corporation LAN9312 Datasheet HTML 189Page - SMSC Corporation LAN9312 Datasheet HTML 190Page - SMSC Corporation LAN9312 Datasheet HTML 191Page - SMSC Corporation LAN9312 Datasheet HTML 192Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 458 page
background image
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
Revision 1.2 (04-08-08)
188
SMSC LAN9312
DATASHEET
14.2.2.8
Host MAC CSR Interface Data Register (MAC_CSR_DATA)
This read-write register is used in conjunction with the Host MAC CSR Interface Command Register
(MAC_CSR_CMD) to indirectly access the Host MAC CSR’s.
Note:
The full list of Host MAC CSR’s are described in Section 14.3, "Host MAC Control and Status
Registers," on page 270. For more information on the Host MAC, refer to Chapter 9, "Host
MAC," on page 112.
Offset:
0A8h
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31:0
Host MAC CSR Data
This field contains the value read from or written to the Host MAC CSR as
specified in the Host MAC CSR Interface Command Register
(MAC_CSR_CMD). Upon a read, the value returned depends on the R/nW
bit in the MAC_CSR_CMD register. If R/nW is a 1, the data in this register
is from the Host MAC. If R/nW is 0, the data is the value that was last written
into this register.
Note:
The MAC_CSR_CMD and MAC_CSR_DATA registers must not be
modified until the CSR Busy bit is cleared in the MAC_CSR_CMD
register.
R/W
00000000h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com