AS3953 datasheet(32/71 Pages) AMSOSRAM

32 / 71 page

ams Datasheet

Page 31

[v1-05] 2019-Feb-15

Document Feedback

AS3953A − Detailed Description

Figure 37:

Configuration Word (Bits 14 to 0)

Note(s):

1. Configuration bits b31 to b15 define AS3953A response to SAK and ATS command in ISO 14443A Protocol mode, while bits b14 to

b0 actually change performance.

2. Applicable in ISO 14443A Level-3 and Level-4 Protocol modes.

3. Applicable in ISO 14443A Level-3 Protocol mode and Framing mode, in Protocol mode applicable for frames which are put in FIFO.

4. Configuration bits fdel<1:0> are used to adjust frame delay time PCD-to-PICC. Delays caused by reader and tag resonant tanks and

AFE processing are compensated by PICC logic.Figure below defines PCD-to-PICC frame delay compensation using fdel bits.

Configuration

Bit

Name

Default

Function

b14

irq_pu

1: Send a power-up IRQ (after power-up initialization is

finished)

b13

irq_l4

1: Send an IRQ at entry in ACTIVE(*) state (after sending

SAK on Cascade Level 2) (2)

b12

mod_1

00: ISO 14443A Level-4 Protocol mode

01: ISO 14443A Level-3 Protocol mode

10: Framing mode

11: Transparent mode

b11

mod_0

b10

rxncrc

1: Rx – CRC is not checked, CRC part of message is also

put in FIFO(3)

rxbs

1: Rx – Bit stream mode, received bits are put in FIFO (no

parity and CRC check) (3)

txncrc

1: Tx – Do not generate CRC (3)

txbs

1: Tx – Bit stream mode, bits put in FIFO are sent without

parity and CRC generation (3)

fdel<1>

PCD-to-PICC delay adjustment (4)

fdel<0>

vreg<1>

00: 1.8V

10: 2.7V

01: 2.0V

11: 3.3V

External Regulated voltage (VP_

REG) setting

vreg<0>

rreg<1>

00: disabled

10: 50

01: 100

11: 25

External Regulator enable and

output resistance setting

rreg<0>

dr8

Reserved for internal use

AS3953 Datasheet(PDF) 32 Page - ams-OSRAM AG

AS3953 Datasheet(HTML) 32 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL