Electronic Components Datasheet Search
  English  ▼

X  

RX72N Datasheet(PDF) 145 Page - Renesas Technology Corp

Part # RX72N
Description  Renesas MCUs
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX72N Datasheet(HTML) 145 Page - Renesas Technology Corp

Back Button RX72N Datasheet HTML 141Page - Renesas Technology Corp RX72N Datasheet HTML 142Page - Renesas Technology Corp RX72N Datasheet HTML 143Page - Renesas Technology Corp RX72N Datasheet HTML 144Page - Renesas Technology Corp RX72N Datasheet HTML 145Page - Renesas Technology Corp RX72N Datasheet HTML 146Page - Renesas Technology Corp RX72N Datasheet HTML 147Page - Renesas Technology Corp RX72N Datasheet HTML 148Page - Renesas Technology Corp RX72N Datasheet HTML 149Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 179 page
background image
R01DS0343EJ0120 Rev.1.20
Page 145 of 179
Nov 15, 2023
RX72N Group
2. Electrical Characteristics
2.4.7.17
ETHERC
n = 0, 1
Note 1. RMIIn_TXD_EN, RMIIn_TXD1, RMIIn_TXD0
Note 2. RMIIn_CRS_DV, RMIIn_RXD1, RMIIn_RXD0, RMIIn_RX_ER
Table 2.46
ETHERC Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
RMII: High-drive output for the high-speed interface is selected in the drive capacity control register.
MII: High-drive output is selected by the drive capacity control register.
Item
Symbol
Min.
Max.
Unit
Test
Conditions
ETHERC
(RMII)
REF50CK cycle time
Tck
20
—
ns
Figure 2.81 to
Figure 2.84
REF50CK frequency Typ. 50 MHz
—
—
50 + 100 ppm
MHz
REF50CK duty
—
35
65
%
REF50CK rise/fall time
Tckr/ckf
0.5
3.5
ns
RMIIn_xxxx*1 output delay time
Tco
2.5
15.0
ns
RMIIn_xxxx*2 setup time
Tsu
3—
ns
RMIIn_xxxx*2 hold time
Thd
1—
ns
RMIIn_xxxx*1, *2 rise/fall time
Tr/Tf
—5
ns
ETn_WOL output delay time
tWOLd
1
23.5
ns
Figure 2.85
ETHERC
(MII)
ETn_TX_CLK cycle time
tTcyc
40
—
ns
—
ETn_TX_EN output delay time
tTENd
1
20
ns
Figure 2.86
ETn_ETXD0 to ETn_ETXD3 output delay time
tMTDd
120
ns
ETn_CRS setup time
tCRSs
10
—
ns
ETn_CRS hold time
tCRSh
10
—
ns
ETn_COL setup time
tCOLs
10
—
ns
Figure 2.87
ETn_COL hold time
tCOLh
10
—
ns
ETn_RX_CLK cycle time
tTRcyc
40
—
ns
—
ETn_RX_DV setup time
tRDVs
10
—
ns
Figure 2.88
ETn_RX_DV hold time
tRDVh
10
—
ns
ETn_ERXD0 to ETn_ERXD3 setup time
tMRDs
10
—
ns
ETn_ERXD0 to ETn_ERXD3 hold time
tMRDh
10
—
ns
ETn_RX_ER setup time
tRERs
10
—
ns
Figure 2.89
ETn_RX_ER hold time
tRERh
10
—
ns
ETn_WOL output delay time
tWOLd
1
23.5
ns
Figure 2.90



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com