74HC_HCT595

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet

Rev. 8 — 25 February 2016

6 of 23

NXP Semiconductors

74HC595; 74HCT595

8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

8.

Limiting values

[1]

For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.

[2]

For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 C.

[3]

For DHVQFN16 package: Ptot derates linearly with 4.5 mW/K above 60 C.

9.

Recommended operating conditions

Table 4.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol

Parameter

Conditions

Min

Max

Unit

VCC

supply voltage

0.5

+7

V

IIK

input clamping current

VI < 0.5 V or VI >VCC + 0.5 V

-

20

mA

IOK

output clamping current

VO < 0.5 V or VO > VCC + 0.5 V

-

20

mA

IO

output current

VO = 0.5 V to (VCC +0.5 V)

pin Q7S

-

25

mA

pins Qn

-

35

mA

ICC

supply current

-70

mA

IGND

ground current

70

-

mA

Tstg

storage temperature

65

+150

C

Ptot

total power dissipation

SO16 package

[1]

-500

mW

SSOP16 package

[2]

-500

mW

TSSOP16 package

[2]

-500

mW

DHVQFN16 package

[3]

-500

mW

Table 5.

Recommended operating conditions

Symbol Parameter

Conditions

74HC595

74HCT595

Unit

Min

Typ

Max

Min

Typ

Max

VCC

supply voltage

2.0

5.0

6.0

4.5

5.0

5.5

V

VI

input voltage

0

-

VCC

0-

VCC

V

VO

output voltage

0

-

VCC

0-

VCC

V

t/V

input transition rise and

fall rate

VCC = 2.0 V

-

-

625

-

-

-

ns/V

VCC = 4.5 V

-

1.67

139

-

1.67

139

ns/V

VCC =6.0 V

-

-

83

-

-

-

ns/V

Tamb

ambient temperature

40

+25

+125

40

+25

+125

C