Electronic Components Datasheet Search
  English  ▼

X  

ADS5482 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
Part # ADS5482
Description  16-Bit, 80/105/135-MSPS Analog-to-Digital Converters
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS5482 Datasheet(HTML) 7 Page - Texas Instruments

Back Button ADS5482 Datasheet HTML 3Page - Texas Instruments ADS5482 Datasheet HTML 4Page - Texas Instruments ADS5482 Datasheet HTML 5Page - Texas Instruments ADS5482 Datasheet HTML 6Page - Texas Instruments ADS5482 Datasheet HTML 7Page - Texas Instruments ADS5482 Datasheet HTML 8Page - Texas Instruments ADS5482 Datasheet HTML 9Page - Texas Instruments ADS5482 Datasheet HTML 10Page - Texas Instruments ADS5482 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 35 page
background image
TIMING INFORMATION
N+1
Dx_y_P
N+2
N+6
t
CLKL
t
DRY
t
DATA
t
CLKH
t
a
Dx_y_M
CLKP
CLKM
N+3
N+4
N+5
DRY_M
DRY_P
Sample
N
T0158-02
Latency = 4.5 Clock Cycles
CLK
Input
CLK
Output
Output
Data
O
O
O
O
O
O
O
O
E
E
E
E
E
E
E
N+1
N
N–1
N–2
N–3
N–4
N–5
E=EvenBits=B0,B2,B4,B6,B8,B10,B12,B14
O =OddBits=B1,B3,B5,B7,B9,B11,B13,B15
TIMING CHARACTERISTICS
(1)
ADS5481
ADS5482, ADS5483
www.ti.com ...................................................................................................................................................................................................... SLAS565 – JUNE 2008
Figure 1. Timing Diagram
Typical values at TA = +25°C: minimum and maximum values over full temperature range TMIN = –40°C to TMAX = +85°C,
sampling rate = Max Rated, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-VPP differential
clock, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ta
Aperture delay
200
ps
Aperture jitter, rms
Internal jitter of the ADC
80
fs
Latency
4.5
cycles
tCLK
Clock period
1e9/CLK
100
ns
tCLKH
Clock pulse duration, high
CLK = max rated clock for that part number
0.5e9/CLK
50
ns
tCLKL
Clock pulse duration, low
0.5e9/CLK
50
ns
tDRY
CLK to DRY delay(2)
800
1250
1700
ps
Zero crossing, 5-pF parasitic to GND
tDATA
CLK to DATA delay(2)
700
1250
1800
ps
tSKEW
DATA to DRY skew
tDATA – tDRY, 5-pF parasitic to GND
–600
0
600
ps
tRISE
DRY/DATA rise time
500
ps
5-pF parasitic to GND
tFALL
DRY/DATA fall time
500
ps
(1)
Timing parameters are assured by design or characterization, but not production tested.
(2)
DRY and DATA are updated on the rising edge of CLK input. The latency must be added to tDATA to determine the overall propagation
delay.
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): ADS5481 ADS5482, ADS5483



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com