Electronic Components Datasheet Search
  English  ▼

X  

33911 Datasheet(PDF) 37 Page - Freescale Semiconductor, Inc

Part # 33911
Description  LIN System Basis Chip with DC Motor Pre-driver
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33911 Datasheet(HTML) 37 Page - Freescale Semiconductor, Inc

Back Button 33911 Datasheet HTML 33Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 34Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 35Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 36Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 37Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 38Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 39Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 40Page - Freescale Semiconductor, Inc 33911 Datasheet HTML 41Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 45 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
37
33911
FUNCTIONAL DEVICE OPERATIONS
LOGIC COMMANDS AND REGISTERS
High Side Control Register - HSCR
This register controls the operation of the high side driver.
Writing to this register returns the High Side Status Register
(HSSR).
PWMHS1 - PWM Input Control Enable.
This write-only bit enables/disables the PWMIN input pin
to control the high side switch. The high side switch must be
enabled (HS1 bit).
1 = PWMIN input controls HS1 output.
0 = HS1 is controlled only by SPI.
HS1 - High Side Switch Control.
This write-only bit enables/disables the high side switch.
1 = HS1 switch on.
0 = HS1 switch off.
High Side Status Register - HSSR
This register returns the status of the high side switch and
is also returned when writing to the High Side Control
Register (HSCR).
High Side thermal shutdown
A thermal shutdown of the high side drivers is indicated by
setting the HS1OP and HS1CL bits simultaneously.
HS1OP - High Side Switch Open-Load Detection
This read-only bit signals that the high side switch is
conducting current below a certain threshold indicating
possible load disconnection.
1 = HS1 Open Load detected (or thermal shutdown)
0 = Normal
HS1CL - High Side Current Limitation
This read-only bit indicates that the high side switch is
operating in current limitation mode.
1 = HS1 in current limitation (or thermal shutdown)
0 = Normal
Low Side Control Register - LSCR
This register controls the operation of the low side drivers.
Writing the Low Side Control Register (LSCR) will also return
the Low Side Status Register (LSSR).
PWMLx - PWM input control enable.
This write-only bit enables/disables the PWMIN input pin
to control the respective low side switch. The corresponding
low side switch must be enabled (LSx bit).
1 = PWMIN input controls LSx.
0 = LSx is controlled only by SPI.
LSx - LSx switch control.
This write-only bit enables/disables the corresponding low
side switch.
1 = LSx switch on.
0 = LSx switch off.
Low Side Status Register - LSSR
This register returns the status of the low side switches
and is also returned when writing to the LSCR.
Low Side thermal shutdown
A thermal shutdown of the low side drivers is indicated by
setting all LSxOP and LSxCL bits simultaneously.
LSxOP - Low Side Switch Open-Load Detection
This read-only bit signals that the low side switches are
conducting current below a certain threshold indicating
possible load disconnection.
1 = LSx Open-load detected (or thermal shutdown)
0 = Normal
LSxCL - Low Side Current Limitation
This read-only bit indicates that the respective low side
switch is operating in current limitation mode.
1 = LSx in current limitation (or thermal shutdown)
0 = Normal
Table 17. High Side Control Register - $6
C3
C2
C1
C0
Write
0
PWMHS1
0
HS1
Reset
Value
00
0
0
Reset
Condition
POR
POR, Reset Mode, ext_reset, HS1
overtemp or (VSOV & HVSE)
Table 18. High Side Status Register - $6/$7
S3
S2
S1
S0
Read
-
-
HS1OP
HS1CL
Table 19. Low Side Control Register - $8
C3
C2
C1
C0
Write
PWMLS2
PWMLS1
LS2
LS1
Reset
Value
00
0
0
Reset
Condition
POR
POR, Reset Mode, ext_reset, LSx
overtemp or (VSOV & HVSE)
Table 20. Low Side Status Register - $8/$9
C3
C2
C1
C0
Read
LS2OP
LS2CL
LS1OP
LS1CL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com