MSC8122 datasheet(27/48 Pages) FREESCALE

27 / 48 page

Electrical Characteristics

MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 15

Freescale Semiconductor

2.5.5.3

DMA Data Transfers

Table 17 describes the DMA signal timing.

The DREQ

signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ

according to the timings in Table 17. Figure 13 shows synchronous peripheral interaction.

Table 17. DMA Signals

No.

Characteristic

Ref = CLKIN

Ref = CLKOUT

(1.2 V only)

Units

Min

Max

Min

Max

DREQ set-up time before the 50% level of the falling edge of REFCLK

5.0

—

5.0

—

DREQ hold time after the 50% level of the falling edge of REFCLK

0.5

—

0.5

—

DONE set-up time before the 50% level of the rising edge of REFCLK

5.0

—

5.0

—

DONE hold time after the 50% level of the rising edge of REFCLK

0.5

—

0.5

—

DACK/DRACK/DONE delay after the 50% level of the REFCLK rising edge

0.5

7.5

0.5

8.4

Figure 13. DMA Signals

REFCLK

DREQ

DONE

DACK/DONE/DRACK

MSC8122 Datasheet(PDF) 27 Page - Freescale Semiconductor, Inc

MSC8122 Datasheet(HTML) 27 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL