| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 252 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 252 Page - Renesas Technology Corp |
|
252 / 527 page ![]() Page 229 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 17. A/D Converter ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Function A/D0 Control Register 1(1) Bit Name Bit Symbol Symbol Address After Reset AD0CON1 039716 0016 RW RW RW RW RW RW RW RW RW SCAN0 SCAN1 MD2 A/D Sweep Pin Select Bit(2) BITS CKS1 VCUT OPA1 OPA0 8/10-bit Mode Select Bit External Op-Amp Connection Mode Bit(5) 0 : No VREF connection(4) 1 : VREF connection 0 0 : ANEX0 and ANEX1 are not used(6) 0 1 : Signal into ANEX0 is A/D converted 1 0 : Signal into ANEX1 is A/D converted 1 1 : External op-amp connection mode VREF Connection Bit 0 : Select from fAD/2 or fAD/4 1 : Select from fAD/1 or fAD/3 0 : 8-bit mode 1 : 10-bit mode A/D Operation Mode Select Bit 1 0 0 : AN0, AN1 (AN0) 0 1 : AN0 to AN3 (AN0, AN1) 1 0 : AN0 to AN5 (AN0 to AN2) 1 1 : AN0 to AN7 (AN0 to AN3) 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 Frequency Select Bit(3) b1 b0 b7 b6 NOTES: 1. When the AD0CON1 register is rewritten during the A/D conversion, the conversion result is indeterminate. 2. This bit is disabled in one-shot mode and repeat mode. Pins in parentheses are those most commonly used in the A/D conversions when the MD2 bit is set to "1". 3. AD frequency must be under 16 MHz when VCC=5V. AD frequency must be under 10 MHz when VCC=3.3V. Combination of the CKS0 and CKS1 bits selects AD (see the AD0CON0 register). 4. Do not set the VCUT bit to "0" during the A/D conversion. This is a reference voltage for the A/D0. It does not affect D/A conversion. 5. In single sweep mode and repeat sweep mode 0 or 1, the OPA1 and OPA0 bits cannot be set to "012"or "102". 6. When the OPA1 to OPA0 bits is set to "002", set the PSL3_5 bit in PSL3 register to "0" (other than ANEX0) and the PSL3_6 bit to "0" (other than ANEX1). b7 b6 b5 b4 b3 b2 b1 b0 Figure 17.3 AD0CON1 Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |