M32C83T datasheet(282/527 Pages) RENESAS

282 / 527 page

Page 259

21. Intelligent I/O

)

(

Figure 21.11 G0TM0 to G0TM7, G1TM0 to G1TM7, Registers and G0POCR0 to G0POCR7, G1POCR0

to G1POCR7 Registers

Group i Time Measurement Register j (i=0,1; j=0 to 7)

Function

Setting Range

b15

Symbol

G0TM0 to G0TM2

G0TM3 to G0TM5

G0TM6 to G0TM7

G1TM0 to G1TM2

G1TM3 to G1TM5

G1TM6 to G1TM7

Address

00C116 - 00C016, 00C316 - 00C216, 00C516 - 00C416

00C716 - 00C616, 00C916 - 00C816, 00CB16 - 00CA16

00CD16 - 00CC16, 00CF16 - 00CE16

010116 - 010016, 010316 - 010216, 010516 - 010416

010716 - 010616, 010916 - 010816, 010B16 - 010A16

010D16 - 010C16, 010F16 - 010E16

After Reset

Indeterminate

The value of the base timer is stored every

trigger input. When the CAS bit in the GiBCR1

16 low-order bits are stored into the G0TMj

G1TMj register.

Group i Waveform Generation Control Register j (i=0 to 1; j=0 to 7)(1)

Symbol

Address

After reset

G0POCR0 to G0POCR3

00D016, 00D116, 00D216, 00D316

0X00 X0002

G0POCR4 to G0POCR7

00D416, 00D516, 00D616, 00D716

0X00 X0002

G1POCR0 to G1POCR3

011016, 011116, 011216, 011316

0X00 X0002

G1POCR4 to G1POCR7

011416, 011516, 011616, 011716

0X00 X0002

Bit Name

Function

Bit

Symbol

MOD0

MOD1

MOD2

(b3)

(b6)

Operation Mode

Select Bit

Output Initial Value

Select Bit

IVL

RLD

INV

0: Outputs "L" as default value

1: Outputs "H" as default value

Inverse Output Function

Select Bit(5)

: Single waveform output mode

: SR waveform output mode(2)

: Phase-delayed waveform

output mode

: Do not set to this value

: Do not set to this value(3)

: Use a communication function

output(4)

0: Output is not inversed

1: Output is inversed

GiPOj Register Value

Reload Timing Select Bit

NOTES:

1. Groups 0 and 1 have 16-bit and 32-bit waveform generation functions.

If the CAS bit in the GiBCR1 register is set to "0" (16-bit waveform generation function), the

G0POCR2 to G0POCR3 and G0POCR 6 to G0POCR7 registers cannot be used. When write, set

these registers to "0016".

If the CAS bit is set to "1" (32-bit waveform generation function), set the same values in the G0POCRj

and G1POCRj registers.

2. This setting is valid only for even channels. In SR waveform output mode, values written to the

corresponding odd channel (next channel after an even channel) are ignored. Even channels output

waveforms. Odd channels output no waveform.

3. To receive data in UART mode of group 0 and 1, set the GiPOCR2 register to "0000 01102".

4. This setting is valid only for channels 0 and 1. To use ISTxDi, set the MOD2 to MOD0 bits in the

GiPOCR0 register to "1112". To use ISCLKi for an output, set the MOD2 to MOD0 bits in the

GiPOCR1 register to"1112". Do not set the MOD2 to MOD0 bits to "1112" except in the channels 0

and 1 and for the communication function.

5. The inverse output function is the final step in the waveform generation process. If the INV bit is set to

"1", the output signal is "H" when the IVL bit is set to "0" and "L" when the IVL bit is set to "1".

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

0: Reloads the GiPOj register when

value is written

1: Reloads the GiPOj register when

the base timer is reset

M32C83T Datasheet(PDF) 282 Page - Renesas Technology Corp

M32C83T Datasheet(HTML) 282 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL