| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 317 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 317 Page - Renesas Technology Corp |
|
317 / 527 page ![]() Page 294 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Group 0, 1 Communication Function) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Figure 21.37 G0IRF to G1IRF Registers and G0TB to G1TB Registers Group i SI/O Special Communication Interrupt Detect Register (i=0,1)(1,2) Symbol Address After Reset G0IRF,G1IRF 00FE16, 013E16 0000 00XX2 RW RW RW RW RW RW RW Bit Name Function Bit Symbol Nothing is assigned. When write, set to "0". When read, its content is indeterminate. NOTES: 1. The GiETC register is used in special communication mode or HDLC data processing mode. Do not use in clock synchronous serial I/O mode or UART mode. 2. The SRTiR bit in the IIO4IR register is set to "1" if the BSERR bit, ABT bit or the IRF0 to IRF3 bits is set to "0". ABT BSERR Arbitration Lost Detect Flag Bit Stuffing Error Detect Flag 0 : Not detected 1 : Detected 0 : Not detected 1 : Detected IRF0 IRF1 IRF2 Interrupt Cause Determination Flag 0(2) IRF3 Interrupt Cause Determination Flag 1(2) Interrupt Cause Determination Flag 2(2) Interrupt Cause Determination Flag 3(2) b7 b6 b5 b4 b3 b2 b1 b0 0 : The GiDR register (receive data register) does not match the GiCMP0 register 1 : The GiDR register matches the GiCMP0 register 0 : The GiDR register (receive data register) does not match the GiCMP1 register 1 : The GiDR register matches the GiCMP1 register 0 : The GiDR register (receive data register) does not match the GiCMP2 register 1 : The GiDR register matches the GiCMP2 register 0 : The GiDR register (receive data register) does not match the GiCMP3 register 1 : The GiDR register matches the GiCMP3 register (b1 - b0) Group i Transmit Buffer (Receive Data) Register (i=0,1)(1) Symbol Address After Reset G0TB,G0DR 00EA16 Indeterminate G1TB,G1DR 012A16 Indeterminate RW WO (RO) Function b7 b0 Set data to be transmitted. Values written in these registers are written to the GiTB register. Data read from these registers in HDLC data processing mode are values written in the GiDR register NOTES: 1. The GiTB register and the GiDR register share addresses. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |