| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 320 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 320 Page - Renesas Technology Corp |
|
320 / 527 page ![]() Page 297 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Group 0, 1 Communication Function) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Table 21.17 Registers to be Used and Settings Register Bit Function GiBCR0 BCK1 to BCK0 Set to "112" DIV4 to DIV0 Select divide ratio of count source IT Set to "0" GiBCR1 7 to 0 Set to "0001 00102" GiPOCR0 7 to 0 Set to "0000 01112" GiPOCR1 7 to 0 Set to "0000 01112" GiPOCR3 7 to 0 Set to "0000 00102" (1) GiPO0 15 to 0 Set the bit rate = transfer clock frequency(1) GiPO3 15 to 0 Set to a value smaller than the GiPO0 register(1) GiFS FSC3,1,0 Set to "0" GiFE IFE3,1,0 Set to "1" GiERC 7 to 0 Set to "0010 00002" GiMR GMD1 to GMD0 Set to "012" CKDIR Select the internal clock or external clock STPS Set to "0" UFORM Select either LSB first or MSB first IRS Select how the transmit interrupt is generated GiCR TI Transmit buffer empty flag TXEPT Transmit register empty flag RI Receive complete flag TE Set to "1" to enable transmission and reception RE Set to "1" to enable reception IPOL Select ISRxD input polarity (usually set to "0") OPOL Select ISTxD output polarity (usually set to "0") GiTB 7 to 0 Write data to be transmitted GiRB 15 to 0 Received data and error flag are stored i = 0 to 1 NOTES: 1. The CKDIR bit in the GiMR register is set to "0" (internal clock) Table 21.18 Pin Settings (1) Port Function Bit and Setting Register(1) Name PS1 Register PSL1 Register PSC Register PD7 Register IPS Register P73 ISTxD1 output PS1_3 = 1 PSL1_3 = 0 PSC_3 = 1 - - G1POCR0 P74 ISCLK1 input PS1_4 = 0 - - PD7_4 = 0 IPS1 = 0 - ISCLK1 output PS1_4 = 1 PSL1_4 = 0 PSC_4 = 1 - - G1POCR1 P75 ISRxD1 input PS1_5 = 0 - - PD7_5 = 0 IPS1 = 0 - P76 ISTxD0 output PS1_6 = 1 PSL1_6 = 0 PSC_6 = 0 - - G0POCR0 P77 ISCLK0 input PS1_7 = 0 - - PD7_7 = 0 IPS0 = 0 - ISCLK0 output PS1_7 = 1 - - - - G0POCR1 NOTES: 1. Set the MOD2 to MOD0 bits in the corresponding register to "1112" (output of the communication function used). Table 21.19 Pin Settings (2) Port Function Bit and Setting Register Name PS2 Register PD8 Register IPS register P80 ISRxD0 input PS2_0 = 0 PD8_0 = 0 IPS0 = 0 - fBTi 2x(setting value + 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |