| Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 318 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 318 Page - Renesas Technology Corp |
|
318 / 527 page ![]() Page 295 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Group 0, 1 Communication Function) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Figure 21.38 G0CMP0 to G0CMP3 Registers, G1CMP0 to G1CMP3 Registers, G0MSK0 to G0MSK1 Registers, G1MSK0 to G1MSK1 Registers, G0TCRC to G1TCRC Registers, and G0RCRC to G1RCRC Registers Group i Data Compare Register j (i=0,1; j=0 to 3) Symbol Address After Reset G0CMP0 to G0CMP3 00F016, 00F116, 00F216, 00F316 Indeterminate G1CMP0 to G1CMP3 013016, 013116, 013216, 013316 Indeterminate RW RW Function Setting Range b7 b0 Data to be compared 0016 to FF16 NOTES: 1. Set the GiMSK0 register to use the GiCMP0 register. Set the GiMSK1 register to use the GiCMP1 register. Group i Data Mask Register j (i=0,1; j=0,1) Symbol Address After Reset G0MSK0,G0MSK1 00F416, 00F516 Indeterminate G1MSK0,G1MSK1 013416, 013516 Indeterminate Function Setting Range RW RW b7 b0 Masked data for received data Set bits not being compared to "1" 0016 to FF16 Group i Transmit CRC Code Register (i=0,1) Symbol Address After Reset G0TCRC, G1TCRC 00FB16-00FA16, 013B16-013A16 000016 Function RW RO b0 Result of the transmit CRC calculation(1,2) b7 b15 b8 NOTES: 1. Calculation results are reset by setting the TE bit in the GiCR register to "0" (transmit disabled). Default value is determined by setting the CRCV bit in the GiEMR register. 2. Transmit CRC calculation is performed with every bit of transmit data transmitted while the TCRCE bit in the GiETC register is set to "1" (used). Group i Receive CRC Code Register (i=0,1) Symbol Address After Reset G0RCRC, G1RCRC 00F916-00F816, 013916-013816 Indeterminate Function b0 Result of the receive CRC calculation(1, 2, 3) b7 b15 b8 RW RO NOTES: 1. The calculation result is reset by setting the RCRCE bit in the GiERC register to "0" (not used). If the the ACRC bit in the GiCMPj register is set to "1" (reset), the result is reset by matching the data in the GiCMPj register with the received data. 2. The result is reset to the default value selected by the CRCV bit in the GiEMR register before reception starts. 3. Receive CRC calculation occurs with every bit of transmit data transmitted while the RCRCE bit in the GiERC register is set to "1" (used). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |