SH7052 datasheet(433/919 Pages) RENESAS

433 / 919 page

407

• Bits 7 to 0—PULS7 to PULS0 Set Output Enable (PULS7SOE to PULS0SOE): These bits

enable or disable 1 output to the APC pulse output pins (PULS7 to PULS0) bit by bit.

Bits 7 to 0:

PULS7SOE to PULS0SOE

Description

1 output to APC pulse output pin (PULS7 to PULS0) is disabled

(Initial value)

1 output to APC pulse output pin (PULS7 to PULS0) is enabled

When one of these bits is set to 1, 1 is output from the corresponding pin on a compare-match

between the GR11A and TCNT11 values.

11.3

Operation

11.3.1

Overview

APC pulse output is enabled by designating multiplex pins for APC pulse output with the pin

function controller (PFC), and setting the corresponding bits to 1 in the pulse output port control

When general register 11A (GR11A) in the advanced timer unit II (ATU-II) subsequently

generates a compare-match signal, 1 is output from the pins set to 1 by bits 7 to 0 in POPCR.

When general register 11B (GR11B) generates a compare-match signal, 0 is output from the pins

set to 1 by bits 15 to 8 in POPCR.

0 is output from the output-enabled state until the first compare-match occurs.

The advanced pulse controller output operation is shown in figure 11.2.

SH7052 Datasheet(PDF) 433 Page - Renesas Technology Corp