Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 739 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 739 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 735Page - Renesas Technology Corp SH7052 Datasheet HTML 736Page - Renesas Technology Corp SH7052 Datasheet HTML 737Page - Renesas Technology Corp SH7052 Datasheet HTML 738Page - Renesas Technology Corp SH7052 Datasheet HTML 739Page - Renesas Technology Corp SH7052 Datasheet HTML 740Page - Renesas Technology Corp SH7052 Datasheet HTML 741Page - Renesas Technology Corp SH7052 Datasheet HTML 742Page - Renesas Technology Corp SH7052 Datasheet HTML 743Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 739 / 919 page
background image
713
Table 20.8 Program/Program-Verify Parameter
Flow Section
Item
Symbol
Min
Typ
Max
Unit
Notes
Program/
program-verify
Wait time after PSU1 bit
setting
t
SPSU
50
50
—
µs
Wait time after P1 bit
setting (10µs)
t
SP10
810
12
µs
Additional-
programming
time wait
Wait time after P1 bit
setting (30µs)
t
SP30
28
30
32
µs
Programming
time wait
Wait time after P1 bit
setting (200µs)
t
SP200
198
200
202
µs
Programming
time wait
Wait time after P1 bit
clearing
t
CP
55
—
µs
Wait time after PSU1 bit
clearing
t
CPSU
55
—
µs
Wait time after PV1 bit
setting
t
SPV
44
—
µs
Wait time after dummy
write
t
SPVR
22
—
µs
Wait time after PV1 bit
clearing
t
CPV
22
—
µs
All
Wait time after SWE1 bit
setting
t
SSWE
11
—
µs
Wait time after SWE1 bit
clearing
t
CSWE
100
100
—
µs
20.7.3
Erase Mode
When erasing flash memory, the erase/erase-verify flowchart (single-block erase) shown in figure
20.15 should be followed for each block.
To perform data or program erasure, set the SWE1 bit to 1 in flash memory control register n
(FLMCR1), then, after an interval of t
SSWE or longer, make a 1-bit setting for the flash memory
area to be erased in erase block register 1 or 2 (EBR1, EBR2). Next, the watchdog timer is set to
prevent overerasing in the event of program runaway, etc. Set 19.8 ms as the WDT overflow
period. After this, preparation for erase mode (erase setup) is carried out by setting the ESU1 bit in
FLMCR1, and after an interval of t
SESU or longer, the operating mode is switched to erase mode by
setting the E1 bit in FLMCR1. The time during which the E1 bit is set is the flash memory erase
time. Ensure that the erase time does not exceed t
SE.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com