SH7052 datasheet(776/919 Pages) RENESAS

776 / 919 page

750

blocks are erase-protected. Only one of the bits of EBR1 and EBR2 combined can be set. Do not

set more than one bit. (Do not set more than one bit, as this will automatically clear both EBR1

and EBR2 to 0.) When on-chip flash memory is disabled, a read will return H'00, and writes are

invalid.

The flash memory block configuration is shown in table 21.5.

Bit:



EB13

EB12

EB11

EB10

EB9

EB8

Initial value:

R/W:

R/W

Table 21.4

Flash Memory Erase Blocks

Block (Size)

Addresses

EB0 (4 kB)

H'000000 to H'000FFF

EB1 (4 kB)

H'001000 to H'001FFF

EB2 (4 kB)

H'002000 to H'002FFF

EB3 (4 kB)

H'003000 to H'003FFF

EB4 (4 kB)

H'004000 to H'004FFF

EB5 (4 kB)

H'005000 to H'005FFF

EB6 (4 kB)

H'006000 to H'006FFF

EB7 (4 kB)

H'007000 to H'007FFF

EB8 (32 kB)

H'008000 to H'00FFFF

EB9 (64 kB)

H'010000 to H'01FFFF

EB10 (64 kB)

H'020000 to H'02FFFF

EB11 (64 kB)

H'030000 to H'03FFFF

EB12 (64 kB)

H'040000 to H'04FFFF

EB13 (64 kB)

H'050000 to H'05FFFF

SH7052 Datasheet(PDF) 776 Page - Renesas Technology Corp

SH7052 Datasheet(HTML) 776 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL