H83069RF datasheet(210/1003 Pages) RENESAS

210 / 1003 page

Rev. 5.0, 09/04, page 188 of 978

Address bus

Simultaneous change of

HWR/LWR and CSn

Tc1 Tc2

Bus cycle A

(DRAM access cycle)

HWR/LWR

(

UCAS/LCAS)

Bus cycle B

CSn

Tc1 Tc2

Address bus

HWR/LWR

(

UCAS/LCAS)

CSn

Bus cycle A

(DRAM access cycle) Bus cycle B

(a) Idle cycle not inserted

(b) Idle cycle inserted

Figure 6.45 Example of Idle Cycle Operation (3) (

HWR

HWR/LWR

LWR

LWR Used as UCAS

UCAS

UCAS/LCAS

LCAS

LCAS)

Address bus

UCAS/LCAS

Tc1

Tc2

External read

DRAM space read

Figure 6.46 Example of Idle Cycle Operation (4) (Consecutive Precharge Cycles)

Usage Notes: When non-insertion of idle cycles is set, the rise (negation) of

RD and the fall

(assertion) of

CSn may occur simultaneously. An example of the operation is shown in figure

6.47.

If consecutive reads between different external areas occur while the ICIS1 bit is cleared to 0 in

BCR, or if a write cycle to a different external area occurs after an external read while the ICIS0

bit is cleared to 0, the

RD negation in the first read cycle and the CSn assertion in the following

bus cycle will occur simultaneously. Therefore, depending on the output delay time of each signal,

it is possible that the low-level output of

RD in the preceding read cycle and the low-level output

CSn in the following bus cycle will overlap.

A setting whereby idle cycle insertion is not performed can be made only when

RD and CSn do

not change simultaneously, or when it does not matter if they do.

H83069RF Datasheet(PDF) 210 Page - Renesas Technology Corp

H83069RF Datasheet(HTML) 210 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL