Electronic Components Datasheet Search
  English  ▼

X  

H83069RF Datasheet(PDF) 239 Page - Renesas Technology Corp

Part # H83069RF
Description  Renesas 16-Bit Single-Chip Microcomputer
PDF  1003 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83069RF Datasheet(HTML) 239 Page - Renesas Technology Corp

Back Button H83069RF Datasheet HTML 235Page - Renesas Technology Corp H83069RF Datasheet HTML 236Page - Renesas Technology Corp H83069RF Datasheet HTML 237Page - Renesas Technology Corp H83069RF Datasheet HTML 238Page - Renesas Technology Corp H83069RF Datasheet HTML 239Page - Renesas Technology Corp H83069RF Datasheet HTML 240Page - Renesas Technology Corp H83069RF Datasheet HTML 241Page - Renesas Technology Corp H83069RF Datasheet HTML 242Page - Renesas Technology Corp H83069RF Datasheet HTML 243Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 1003 page
background image
Rev. 5.0, 09/04, page 217 of 978
7.4.2
I/O Mode
I/O mode can be selected independently for each channel.
One byte or word is transferred at each transfer request in I/O mode. A designated number of
these transfers are executed. One address is specified in the memory address register (MAR), the
other in the I/O address register (IOAR). The direction of transfer is determined automatically
from the activation source. The transfer is from the address specified in IOAR to the address
specified in MAR if activated by an SCI channel 0 receive-data-full interrupt, and from the
address specified in MAR to the address specified in IOAR otherwise.
Table 7.6 indicates the register functions in I/O mode.
Table 7.6
Register Functions in I/O Mode
Function
Register
Activated by
SCI 0 Receive-
Data-Full
Interrupt
Other
Activation
Initial Setting
Operation
23
0
MAR
Destination
address
register
Source
address
register
Destination or
source start
address
Incremented or
decremented
once per
transfer
All 1s
IOAR
23
0
7
Source
address
register
Destination
address
register
Source or
destination
address
Held fixed
15
0
ETCR
Transfer counter
Number of
transfers
Decremented
once per
transfer until
H'0000 is
reached and
transfer ends
[Legend]
MAR:
Memory address register
IOAR: I/O address register
ETCR: Execute transfer count register
MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit source or
destination address, which is incremented or decremented as each byte or word is transferred.
IOAR specifies the lower 8 bits of a fixed address. The upper 16 bits are all 1s. IOAR is not
incremented or decremented.
Figure 7.2 illustrates how I/O mode operates.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com