| Electronic Components Datasheet Search |
|
H83069RF Datasheet(PDF) 258 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H83069RF Datasheet(HTML) 258 Page - Renesas Technology Corp |
|
258 / 1003 page ![]() Rev. 5.0, 09/04, page 236 of 978 Figure 7.14 shows the timing when the DMAC is activated by low input at a DREQ pin. This example shows a word-size transfer from a 16-bit two-state access area to another 16-bit two-state access area. The DMAC continues the transfer while the DREQ pin is held low. φ DREQ RD HWR TEND T1 T2 T3 Td T1 T2 T1 T2 T1 T2 Td T1 T2 T1 T2 T1 T2 LWR , CPU cycle DMAC cycle CPU cycle DMAC cycle (last transfer cycle) CPU cycle Source address Destination address Source address Destination address Address bus Figure 7.14 Bus Timing of DMA Transfer Requested by Low DREQ DREQ DREQ DREQ Input |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |