Electronic Components Datasheet Search
  English  ▼

X  

AD5763CSUZ Datasheet(PDF) 22 Page - Analog Devices

Part # AD5763CSUZ
Description  Complete Dual, 16-Bit, High Accuracy, Serial Input, 짹5V DACs
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5763CSUZ Datasheet(HTML) 22 Page - Analog Devices

Back Button AD5763CSUZ Datasheet HTML 18Page - Analog Devices AD5763CSUZ Datasheet HTML 19Page - Analog Devices AD5763CSUZ Datasheet HTML 20Page - Analog Devices AD5763CSUZ Datasheet HTML 21Page - Analog Devices AD5763CSUZ Datasheet HTML 22Page - Analog Devices AD5763CSUZ Datasheet HTML 23Page - Analog Devices AD5763CSUZ Datasheet HTML 24Page - Analog Devices AD5763CSUZ Datasheet HTML 25Page - Analog Devices AD5763CSUZ Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
AD5763
Preliminary Technical Data
Rev. PrA | Page 22 of 31
FINE GAIN REGISTER
The fine gain register is addressed by setting the three REG bits to 100. The DAC address bits select with which DAC channel the data
transfer is to take place (see Table 9). The fine gain register is a 6-bit register and allows the user to adjust the gain of each DAC channel
by −32 LSBs to +31 LSBs in 1 LSB increments as shown in Table 15 and Table 16. The adjustment is made to both the positive full-scale
and negative full-scale points simultaneously, each point being adjusted by ½ of one step. The fine gain register coding is twos
complement.
Table 15. Programming AD5763 Fine Gain Register
REG2
REG1
REG0
A2
A1
A0
DB15:DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
0
DAC Address
Don’t Care
FG5
FG4
FG3
FG2
FG1
FG0
Table 16. AD5763 Fine Gain Register Options
Gain Adjustment
FG5
FG4
FG3
FG2
FG1
FG0
+31 LSBs
0
1
1
1
1
1
+30 LSBs
0
1
1
1
1
0
-
-
-
-
-
-
No Adjustment (default)
0
0
0
0
0
0
-
-
-
-
-
-
−31 LSBs
1
0
0
0
0
1
−32 LSBs
1
0
0
0
0
0
OFFSET REGISTER
The offset register is addressed by setting the three REG bits to 101. The DAC address bits select with which DAC channel the data
transfer is to take place (see Table 9). The AD5763 offset register is an 8-bit register and allows the user to adjust the offset of each channel
by −16 LSBs to +15.875 LSBs in increments of ⅛ LSB as shown in Table 17 and Table 18. The offset register coding is twos complement.
Table 17. Programming the AD5763 Offset Register
REG2
REG1
REG0
A2
A1
A0
DB15:DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
1
DAC Address
Don’t Care
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
Table 18. AD5763 Offset Register options
Offset Adjustment
OF7
OF6
OF5
OF4
OF3
OF2
OF1
OF0
+15.875 LSBs
0
1
1
1
1
1
1
1
+15.75 LSBs
0
1
1
1
1
1
1
0
-
-
-
-
-
-
-
-
No Adjustment (default)
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
−15.875 LSBs
1
0
0
0
0
0
0
1
−16 LSBs
1
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com