| Electronic Components Datasheet Search |
|
LPC2220 Datasheet(PDF) 10 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2220 Datasheet(HTML) 10 Page - NXP Semiconductors |
|
10 / 50 page ![]() LPC2210_2220_6 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 06 — 11 December 2008 10 of 50 NXP Semiconductors LPC2210/2220 16/32-bit ARM microcontrollers P0.28/AIN1/ CAP0.2/MAT0.2 25[4] J1[4] I AIN1 — ADC, input 1. This analog input is always connected to its pin. I CAP0.2 — Capture input for Timer 0, channel 2. O MAT0.2 — Match output for Timer 0, channel 2. P0.29/AIN2/ CAP0.3/MAT0.3 32[4] L1[4] I AIN2 — ADC, input 2. This analog input is always connected to its pin. I CAP0.3 — Capture input for Timer 0, Channel 3. O MAT0.3 — Match output for Timer 0, channel 3. P0.30/AIN3/ EINT3/CAP0.0 33[4] L2[4] I AIN3 — ADC, input 3. This analog input is always connected to its pin. I EINT3 — External interrupt 3 input. I CAP0.0 — Capture input for Timer 0, channel 0. P1.0 to P1.31 I/O Port 1: Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the Pin Connect Block. Pins 0 through 15 of port 1 are not available. P1.0/CS0 91[5] G11[5] O CS0 — LOW-active Chip Select 0 signal. (Bank 0 addresses range 0x8000 0000 to 0x80FF FFFF) P1.1/OE 90[5] G13[5] O OE — LOW-active Output Enable signal. P1.16/ TRACEPKT0 34[5] L3[5] O TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up. P1.17/ TRACEPKT1 24[5] H4[5] O TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up. P1.18/ TRACEPKT2 15[5] F2[5] O TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up. P1.19/ TRACEPKT3 7[5] D2[5] O TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up. P1.20/ TRACESYNC 102[5] D12[5] O TRACESYNC — Trace Synchronization. Standard I/O port with internal pull-up. Note: LOW on this pin while RESET is LOW, enables pins P1[25:16] to operate as Trace port after reset. P1.21/ PIPESTAT0 95[5] F11[5] O PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up. P1.22/ PIPESTAT1 86[5] H11[5] O PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up. P1.23/ PIPESTAT2 82[5] J11[5] O PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up. P1.24/ TRACECLK 70[5] L11[5] O TRACECLK — Trace Clock. Standard I/O port with internal pull-up. P1.25/EXTIN0 60[5] K8[5] I EXTIN0 — External Trigger Input. Standard I/O with internal pull-up. Table 4. Pin description …continued Symbol Pin (LQFP) Pin (TFBGA) Type Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |