4

ATC18M

4262A–AERO–07/03

Input/Output Pad Cell

Libraries

IO18lib and IO33lib

The Atmel Input/Output Cell Library, IO18lib, contains a comprehensive list of input, out-

put, bi-directional and tri-state cells. The ATC18M (1.8V) cell library includes one special

sets of I/O cells, IO25lib and IO33lib, for interfacing with external 3.3V devices.

They will encompass the following types of cells:

•

Bi-directional

•

Tri-state outport

•

Outputs

•

Inputs

•PCI

•

PECL

•

LVDS (EIA-644)

All buffers will be capable of being used as “Cold Sparing” Buffers.

Compiled Memories

Based on Virage Logic Memory Compilers, for synchronized memories. Its maximum

memory size compilation capability is:

A set of EDAC can be used in combination with these memories so as to alleviate their

SEU susceptibility.

Synthesized Memory

The synthesis of memories is based on Atmel GENESYS within the GATEAID software.

It must be used only for small memories and when SEU hardened cells are needed.

The maximum memory sizes are as follows:

SRAM

16K x 32 bits

DPRAM

8K x 32 bits

TPSF

1K x 16 bits

RAM

4K bits

TPRAM

4K bits

DPRAM

2K bits