LT3024IDE datasheet(12/20 Pages) LINER

12 / 20 page

LT3024

3024fa

GND (Pins 4, 13)/(Pins 1, 5, 8, 9, 16, 17): Ground. The

Exposed Pad must be soldered to PCB ground for optimum

thermal performance.

ADJ1/ADJ2 (Pins 12/7)/(Pins 15/10): Adjust Pin. These

are the input to the error ampliﬁers. These pins are inter-

nally clamped to ±7V. They have a bias current of 30nA

which ﬂows into the pin (see curve of ADJ1/ADJ2 Pin

Bias Current vs Temperature in the Typical Performance

Characteristics section). The ADJ1 and ADJ2 pin voltage

is 1.22V referenced to ground and the output voltage

range is 1.22V to 20V.

BYP1/BYP2 (Pins 1/6)/(Pins 2/7): Bypass. The BYP1/

BYP2 pins are used to bypass the reference of the LT3024

regulator to achieve low noise performance from the

regulator. The BYP1/BYP2 pins are clamped internally to

± 0.6V (one VBE) from ground. A small capacitor from the

corresponding output to this pin will bypass the reference

to lower the output voltage noise. A maximum value of

0.01μF can be used for reducing output voltage noise to

a typical 20μVRMS over a 10Hz to 100kHz bandwidth. If

not used, this pin must be left unconnected.

OUT1/OUT2 (Pins 2, 3/5)/(Pins 3, 4/6): Output. The outputs

supply power to the loads. A minimum output capacitor of

1μF is required to prevent oscillations on Output 2; Output

1 requires a minimum of 3.3μF. Larger output capacitors

will be required for applications with large transient loads

to limit peak voltage transients. See the Applications Infor-

mation section for more information on output capacitance

and reverse output characteristics.

SHDN1/SHDN2 (Pins 11/8)/(Pins 14/11): Shutdown. The

SHDN1/SHDN2 pins are used to put the corresponding

output of the LT3024 regulator into a low power shutdown

state. The output will be off when the pin is pulled low.

The SHDN1/SHDN2 pins can be driven either by 5V logic

or open-collector logic with pull-up resistors. The pull-up

resistors are required to supply the pull-up current of the

open-collector gates, normally several microamperes, and

the SHDN1/SHDN2 pin current, typically 1μA. If unused, the

pin must be connected to VIN. The device will not function

if the SHDN1/SHDN2 pins are not connected.

IN (Pins 9, 10)/(Pins 12, 13): Input. Power is supplied

to the device through the IN pin. A bypass capacitor is

required on this pin if the device is more than six inches

away from the main input ﬁlter capacitor. In general, the

output impedance of a battery rises with frequency, so

it is advisable to include a bypass capacitor in battery-

powered circuits. A bypass capacitor in the range of 1μF

to 10μF is sufﬁcient. The LT3024 regulator is designed to

withstand reverse voltages on the IN pin with respect to

ground and the OUT pin. In the case of a reverse input,

which can happen if a battery is plugged in backwards, the

device will act as if there is a diode in series with its input.

There will be no reverse current ﬂow into the regulator

and no reverse voltage will appear at the load. The device

will protect both itself and the load.

PIN FUNCTIONS (DFN/TSSOP)

LT3024IDE Datasheet(PDF) 12 Page - Linear Technology

LT3024IDE Datasheet(HTML) 12 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL