Electronic Components Datasheet Search
  English  ▼

X  

LTC2274 Datasheet(PDF) 23 Page - Linear Technology

Part # LTC2274
Description  16-Bit, 105Msps Serial Output ADC
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2274 Datasheet(HTML) 23 Page - Linear Technology

Back Button LTC2274 Datasheet HTML 19Page - Linear Technology LTC2274 Datasheet HTML 20Page - Linear Technology LTC2274 Datasheet HTML 21Page - Linear Technology LTC2274 Datasheet HTML 22Page - Linear Technology LTC2274 Datasheet HTML 23Page - Linear Technology LTC2274 Datasheet HTML 24Page - Linear Technology LTC2274 Datasheet HTML 25Page - Linear Technology LTC2274 Datasheet HTML 26Page - Linear Technology LTC2274 Datasheet HTML 27Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 40 page
background image
LTC2274
23
2274f
APPLICATIONS INFORMATION
SERIALIZED DATA FRAME
Prior to serialization, the ADC data is encoded into the
8B/10B format, which is DC balanced, and run-length
limited. The receiver is required to lock onto the data
and recover the clock with the use of a PLL. The 8B/10B
format requires that the ADC data be broken up into 8-bit
blocks (octets), which is encoded into 10-bit code groups
applying the 8B/10B rules (refer to IEEE Std 802.3-2002
Part 3, for a complete 8B/10B description).
Figure 12 illustrates the generation of one complete 8B/10B
frame. The 8 most significant bits of the ADC are assigned
to the first half of the frame, and the remaining 8 bits
to the second half of the frame. Next, the two resulting
octets are optionally scrambled and encoded into their
corresponding 8B/10B code. Finally, the two 10-bit code
groups are serialized and transmitted beginning with Bit
0 of code group 1.
+–
AIN–
AIN+
S/H
AMP
DIGITAL
SUMMATION
8b10b
ENCODER
MULTIBIT DEEP
PSEUDO-RANDOM
NUMBER
GENERATOR
16-BIT
PIPELINED
ADC CORE
PRECISION
DAC
CLOCK/DUTY
CYCLE
CONTROL
ENC
DITHER ENABLE
HIGH = DITHER ON
LOW = DITHER OFF
DITH
ENC
ANALOG
INPUT
2274 F11
LTC2274
CMLOUT+
CMLOUT–
SERIALIZER
Figure 11. Functional Equivalent Block Diagram of Internal Dither Circuit
Figure 12. Evolution of One Transmitted Frame (Compare to IEEE Std 802.3-2002 Part 3, Figure 36-3)
BIT
15
BIT
0
BIT
1
BIT
2
BIT
3
BIT
4
BIT
5
BIT
6
BIT
7
BIT
8
BIT
9
BIT
10
BIT
11
BIT
12
BIT
13
BIT
14
BIT
7
BIT
0
BIT
1
BIT
2
BIT
3
BIT
4
BIT
5
BIT
6
HA
B
C
D
E
F
G
BIT
7
BIT
0
BIT
1
BIT
2
BIT
3
BIT
4
BIT
5
BIT
6
HA
B
C
D
FIRST OCTET
ADC OUTPUT WORD
MSB
LSB
OCTET
ASSIGNMENT
OPTIONAL
SCRAMBLER
8B/10B
ENCODER
E
F
G
BIT
2
BIT
9
BIT
8
BIT
7
BIT
6
BIT
5
BIT
4
BIT
3
BIT
0
BIT
1
cj
h
g
f
FIRST SCRAMBLED OCTET
8B/10B CODE GROUP 1
BIT 0 OF CODE GROUP 1 IS TRANSMITTED FIRST
i
e
d
ab
BIT
7
BIT
0
BIT
1
BIT
2
BIT
3
BIT
4
BIT
5
BIT
6
HB
A
C
D
E
F
G
BIT
7
BIT
0
BIT
1
BIT
2
BIT
3
BIT
4
BIT
5
BIT
6
HB
A
C
D
SECOND OCTET
E
F
G
BIT
2
BIT
9
BIT
8
BIT
7
BIT
6
BIT
5
BIT
4
BIT
3
BIT
0
BIT
1
ch
j
g
f
SECOND SCRAMBLED OCTET
8B/10B CODE GROUP 2
i
e
d
ab
ONE FRAME
SERIAL OUT
2274 F12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com