TLC320AC02 datasheet(42/84 Pages) TI

42 / 84 page

3–3

3.5.2

ADC Channel Input, VDD = 5 V, Input Amplifier Gain = 0 dB (Unless Otherwise

Noted)

PARAMETER

TEST CONDITIONS

MIN

TYP†

MAX

UNIT

VI(PP)

Peak to peak input voltage (see Note 4)

Single-ended

VI(PP)

Peak-to-peak input voltage (see Note 4)

Differential

ADC converter offset error

Band-pass filter selected

CMRR

Common-mode rejection ratio at IN +, IN –,

AUX IN +, AUX IN – (see Note 5)

Input resistance at IN +, IN –, AUX IN +,

AUX IN –

100

Ω

Squelch

DS03, DS02 = 0 in

† All typical values are at VDD = 5 V and TA = 25°C.

NOTES:

4. The differential range corresponds to the full-scale digital output.

5. Common-mode rejection ratio is the ratio of the ADC converter offset error with no signal and the ADC

converter offset error with a common-mode nonzero signal applied to either IN + and IN – together or

AUX IN + and AUX IN – together.

3.5.3

ADC Channel Signal-to-Distortion Ratio, VDD = 5 V, fs = 8 kHz (Unless

Otherwise Noted)

PARAMETER

TEST CONDITIONS

AV = 0 dB

AV = 6 dB

AV = 12 dB

UNIT

PARAMETER

TEST CONDITIONS

MIN

MAX

MIN

MAX

MIN

MAX

UNIT

VI = – 6 dB to – 1 dB

—

VI = – 12 dB to – 6 dB

—

VI = – 18 dB to – 12 dB

ADC channel signal-to-

distortion ratio

VI = – 24 dB to – 18 dB

distortion ratio

(see Note 6)

VI = – 30 dB to – 24 dB

(see Note 6)

VI = – 36 dB to – 30 dB

VI = – 42 dB to – 36 dB

VI = – 48 dB to – 42 dB

NOTE 6: The analog-input test signal is a 1020-Hz sine wave with 0 dB = 6 V peak to peak as the reference level for

the analog-input signal.

3.5.4

DAC Channel Filter Transfer Function, FCLK = 144 kHz, fs = 9.6 kHz, VDD = 5 V

PARAMETER

TEST CONDITIONS

MIN

MAX

UNIT

fi < 200 Hz

0.15

fi = 200 Hz

– 0.5

0.2

fi = 300 Hz to 3 kHz

– 0.15

0.2

Gain relative to gain at fi = 1020 Hz (see Note 7)

fi = 3.3 kHz

– 0.35

0.03

fi = 3.4 kHz

–1

– 0.1

fi = 4 kHz

–14

fi ≥ 4.6 kHz

–32

NOTE 7: The input signal is the digital equivalent of a 1020-Hz sine wave (digital full scale = 0 dB). The nominal

differential DAC channel output with this input condition is 6 V peak to peak.

TLC320AC02 Datasheet(PDF) 42 Page - Texas Instruments

TLC320AC02 Datasheet(HTML) 42 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL