TLC320AC02 datasheet(26/84 Pages) TI

26 / 84 page

2–11

2.13.1

Slave and Codec Functional Sequence

The A counter counts according to the contents of the A register, and the A counter frequency is divided by

two to produce the FCLK. The device function in the slave or codec mode is the same as steps 1 through

3 of the B cycle description in the master mode but differs as follows:

Same as master

All internal clocks stop 1/2 FCLK before the end of count 0 in the B counter cycle.

All internal clocks are restarted on the first rising edge of MCLK after the external FS input goes

low. This operation provides the synchronization necessary when using an external FS signal.

The D-to-A conversion starts on the rising edge of the internally generated frame-sync interval

at the end of the 16-shift clock data transfer.

In the slave mode, the master controls the phase adjustments for itself and all slaves since all devices are

programmed in the same frame-sync interval. In the codec mode, the shift clock and frame sync are

externally generated and provide the timing for the ADC and DAC if the free-run function has not been

selected (see Subsection 2.15.4). In the codec mode, there is usually no need for phase adjustments;

however, any required phase adjustments must be made by adjusting the external frame-sync timing

(sampling time).

2.13.2

Slave Register Programming

When slave devices are used on power-up or reset, all slave frame-sync signals occur at the same time as

the master frame-sync signal and all slave devices are programmed during the master secondary frame-

sync interval with the same data as the master. The last register programmed must be the frame-sync delay

(FSD) register because the delay starts immediately on the rising edge of the seventeenth shift clock of that

frame- sync interval. After the FSD register programming is completed for the master and slave, the slave

primary frame interval is shifted in time (time slot allocated) according to the data contained in the slave FSD

registers. The master then generates frame-sync intervals for itself and each slave to synchronize the host

serial port for data transfers for itself and all slave devices.

The number of slaves is specified in the FSN register (register 8); therefore, the number of frame-sync

intervals generated by the master is equal to the number of slaves plus one (see Section 2.7). These master

frame-sync intervals are separated in time by the delay time specified by the FSD register (register 7). These

master-generated intervals are the only frame-sync interval signals applied to the host serial port to provide

the data-transfer time slot for the slave devices.

2.14 Terminal Functions

2.14.1

Frame-Sync Function

The frame-sync signal indicates that the device is ready to send and receive data for both master and slave

modes. The data transfer begins on the falling edge of the frame-sync signal.

2.14.1.1 Frame Sync (FS), Master Mode

The frame sync is generated internally. FS goes low on the rising edge of SCLK and remains low for the

16-bit data transfer. In addition to generating its own frame-sync interval, the master also outputs a frame

sync for each slave that is being used.

TLC320AC02 Datasheet(PDF) 26 Page - Texas Instruments

TLC320AC02 Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL