Electronic Components Datasheet Search
  English  ▼

X  

TMS320F243 Datasheet(PDF) 10 Page - Texas Instruments

Part # TMS320F243
Description  DSP CONTROLLERS
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F243 Datasheet(HTML) 10 Page - Texas Instruments

Back Button TMS320F243 Datasheet HTML 6Page - Texas Instruments TMS320F243 Datasheet HTML 7Page - Texas Instruments TMS320F243 Datasheet HTML 8Page - Texas Instruments TMS320F243 Datasheet HTML 9Page - Texas Instruments TMS320F243 Datasheet HTML 10Page - Texas Instruments TMS320F243 Datasheet HTML 11Page - Texas Instruments TMS320F243 Datasheet HTML 12Page - Texas Instruments TMS320F243 Datasheet HTML 13Page - Texas Instruments TMS320F243 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 116 page
background image
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999
10
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
Terminal Functions - ’F243 PGE Package (Continued)
NAME
144
QFP
TYPE†
RESET
STATE‡
DESCRIPTION
NO.
STATE‡
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS (CONTINUED)
PMT
68
I
I
Enables parallel module test (PMT). Do not connect, reserved for test.
VCCP/WDDIS
77
I
I
Flash programming voltage pin and watchdog disable. This is the 5-V supply used
for flash programming. Flash cannot be programmed if this pin is held at 0 V. This
pin also works as a hardware watchdog disable, when VCCP/WDDIS = +5 V and
bit 6 in WDCR is set to 1.
DEDICATED I/O SIGNALS
IOPD2
20
I/O
Dedicated GPIO – Port D bit 2
IOPD3
21
I/O
Dedicated GPIO – Port D bit 3
IOPD4
23
I/O
I
Dedicated GPIO – Port D bit 4
IOPD5
25
I/O
I
Dedicated GPIO – Port D bit 5
IOPD6
27
I/O
Dedicated GPIO – Port D bit 6
IOPD7
29
I/O
Dedicated GPIO – Port D bit 7
DATA AND ADDRESS BUS SIGNALS
D0
33
D1
35
D2
38
D3
46
D4
48
D5
50
D6
52
D7
54
I/O/Z
O¶
Bit x of the 16 bit Data Bus
D8
57
I/O/Z
O¶
Bit x of the 16-bit Data Bus
D9
59
D10
61
D11
63
D12
65
D13
67
D14
69
D15
71
† I = input, O = output, Z = high impedance
‡ The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§ In silicon revisions 2.0-TMX and 2.1-TMS, this pin is level-sensitive and can cause multiple interrupts when held low.
¶ Data is in output mode when AVIS is enabled. At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS
is enabled.
NOTE:
Bold, italicized pin names indicate pin function after reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com