TMS320LC549 datasheet(2/61 Pages) TI

2 / 61 page

TMS320LC549

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS077B – SEPTEMBER 1998 – REVISED FEBRUARY 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

Table of Contents

Description

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Pin Assignments

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Signal Descriptions

. . . . . . . . . . . . . . . . . . . . . . . . . . .

Absolute Maximum Ratings

. . . . . . . . . . . . . . . . . . . .

Recommended Operating Conditions

. . . . . . . . . . .

Timing Parameter Symbology

. . . . . . . . . . . . . . . . . .

Electrical Characteristics

. . . . . . . . . . . . . . . . . . . . . .

Divide-by-Two/Divide-by-Four Clock Option

. . . . . .

Multiply-by-N Clock Option

. . . . . . . . . . . . . . . . . . . . .

Memory and Parallel I/O Interface Timing

. . . . . . . .

Timing Requirements for a Memory Read

. . . . . . .

I/O Timing Variation: SPICE Simulation

. . . . . . . . . .

Timing For Externally Generated Wait States

. . . . .

HOLD and HOLDA Timings

. . . . . . . . . . . . . . . . . . . .

Reset, BIO, Interrupt, and MP/MC Timings

. . . . . . .

Serial Port Receive Timing

. . . . . . . . . . . . . . . . . . . . .

Serial Port Transmit Timing

. . . . . . . . . . . . . . . . . . . .

Buffered Serial Port Receive Timing

. . . . . . . . . . . . .

Buffered Serial Port Transmit Timing

. . . . . . . . . . . .

Serial-Port Receive Timing in TDM Mode

. . . . . . . .

Serial-Port Transmit Timing in TDM Mode

. . . . . . . .

Host-Port Interface Timing

. . . . . . . . . . . . . . . . . . . . .

Mechanical Data

. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

description

The TMS320LC549 fixed-point, digital signal processor (DSP) (hereafter referred to as the ’549) is based on

an advanced modified Harvard architecture that has one program memory bus and three data memory buses.

The processor also provides an arithmetic logic unit (ALU) that has a high degree of parallelism,

application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The ’549 also utilizes

a highly specialized instruction set, which is the basis of its operational flexibility and speed.

Separate program and data spaces allow simultaneous access to program instructions and data, providing the

high degree of parallelism. Two reads and one write operation can be performed in a single cycle. Instructions

with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be

transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic,

and bit-manipulation operations that can all be performed in a single machine cycle. In addition, the ’549

includes the control mechanisms to manage interrupts, repeated operations, and function calls.

This data sheet contains the pin layouts, signal descriptions, and electrical specifications for the TMS320VC549

DSP. For additional information, see the

TMS320C54x, TMS320LC54x, TMS320VC54x Fixed-Point Digital

Signal Processors data sheet (literature number SPRS039). The SPRS039 is considered a family functional

overview and should be used in conjunction with this data sheet.

TMS320LC549 Datasheet(PDF) 2 Page - Texas Instruments

TMS320LC549 Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL