TMS320VC549 datasheet(14/60 Pages) TI

14 / 60 page

TMS320VC549

FIXEDPOINT DIGITAL SIGNAL PROCESSOR

SPRS078F – SEPTEMBER 1998 – REVISED MAY 2000

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

internal oscillator with external crystal

The internal oscillator is enabled by selecting the appropriate clock mode at reset (this is device dependent –

see PLL section) and connecting a crystal or ceramic resonator across X1 and X2/CLKIN. The CPU clock

frequency is one-half the crystal’s oscillation frequency following reset. After reset, the clock mode of the devices

with the software PLL can also be changed to divide-by-four.

The crystal should be in fundamental mode operation and parallel resonant with an effective series resistance

of 30ohms and power dissipation of 1 mW. The connection of the required circuit, consisting of the crystal and

two load capacitors, is shown in Figure 2. The load capacitors, C1 and C2, should be chosen such that the

equation below is satisfied. CL in the equation is the load specified for the crystal.

1C2

(

) C

recommended operating conditions (see Figure 2)

’549-80

’549-100

’549-120

UNIT

MIN

NOM

MAX

MIN

NOM

MAX

MIN

NOM

MAX

UNIT

Input clock frequency

10†

20‡

10†

20‡

10†

20‡

MHz

† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies

approaching 0 Hz.

‡ It is recommended that the PLL clocking option be used for maximum frequency operation.

X2/CLKIN

Crystal

Figure 2. Internal Divide-by-Two Clock Option With External Crystal

TMS320VC549 Datasheet(PDF) 14 Page - Texas Instruments

TMS320VC549 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL