Electronic Components Datasheet Search
  English  ▼

X  

MB91F467DA Datasheet(PDF) 102 Page - fujitsu semiconductor

Part # MB91F467DA
Description  32-bit Microcontroller
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [fujitsu semiconductor]
Direct Link  
Logo FUJITSU - fujitsu semiconductor

MB91F467DA Datasheet(HTML) 102 Page - fujitsu semiconductor

Back Button MB91F467DA Datasheet HTML 98Page - fujitsu semiconductor MB91F467DA Datasheet HTML 99Page - fujitsu semiconductor MB91F467DA Datasheet HTML 100Page - fujitsu semiconductor MB91F467DA Datasheet HTML 101Page - fujitsu semiconductor MB91F467DA Datasheet HTML 102Page - fujitsu semiconductor MB91F467DA Datasheet HTML 103Page - fujitsu semiconductor MB91F467DA Datasheet HTML 104Page - fujitsu semiconductor MB91F467DA Datasheet HTML 105Page - fujitsu semiconductor MB91F467DA Datasheet HTML 106Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 140 page
background image
MB91460D Series
102
DS07-16612-2E
7.4.
I2C AC Timings at VDD5 = 3.0 to 5.5 V
• Conditions during AC measurements
All AC tests were measured under the following conditions:
-IOdrive
= 3 mA
-VDD5
= 3.0 V to 5.5 V, Iload = 3 mA (VDD = 4.5 V to 5.5 V for MB91F467Dx)
-VSS5
= 0 V
-Ta
= − 40 °C to + 105 °C
-Cl
= 50 pF
-VOL
= 0.3 × VDD5
-VOH
= 0.7 × VDD5
-EPILR
= 0, PILR = 0 (CMOS Hysteresis 0.3 × VDD5/0.7 × VDD5)
Fast mode:
(VDD5
= 3.5 V to 5.5 V, VSS5 = AVSS5 = 0 V, TA = −40 °C to + 105 °C)
*1 On MB91F467Dx only guaranteed for 4.5 V < VDD5 < 5.5 V.
*2 The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles
of peripheral clock, depending on the phase relationship between I2C signals (SDA, SCL) and peripheral clock.
Note: tCLKP is the cycle time of the peripheral clock.
Parameter
Symbol
Pin name
Value
Unit
Remark
Min
Max
SCL clock frequency
fSCL
SCLn
0
400
kHz
Hold time (repeated) START
condition. After this period, the first
clock pulse is generated
tHD;STA
SCLn, SDAn
0.6
⎯μs
LOW period of the SCL clock
tLOW
SCLn
1.3
⎯μs
HIGH period of the SCL clock
tHIGH
SCLn
0.6
⎯μs
Setup time for a repeated START
condition
tSU;STA
SCLn, SDAn
0.6
⎯μs
Data hold time for I2C-bus devices
tHD;DAT
SCLn, SDAn
0
0.9
μs
Data setup time
tSU;DAT
SCLn SDAn
100
⎯
ns
Rise time of both SDA and SCL
signals
tr
SCLn, SDAn
20 + 0.1Cb
300
ns
*1
Fall time of both SDA and SCL
signals
tf
SCLn, SDAn
20 + 0.1Cb
300
ns
*1
Setup time for STOP condition
tSU;STO
SCLn, SDAn
0.6
⎯μs
Bus free time between a STOP
and START condition
tBUF
SCLn, SDAn
1.3
⎯μs
Capacitive load for each bus line
Cb
SCLn, SDAn
⎯
400
pF
Pulse width of spike suppressed
by input filter
tSP
SCLn, SDAn
0
(1..1.5)
×
tCLKP
ns
*2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com