| Electronic Components Datasheet Search |
|
MCP3425 Datasheet(PDF) 15 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3425 Datasheet(HTML) 15 Page - Microchip Technology |
|
15 / 38 page ![]() © 2009 Microchip Technology Inc. DS22072B-page 15 MCP3425 If the configuration byte is read repeatedly by clocking continuously after reading the data bytes (i.e., after the 4th byte in the 16-bit conversion mode), the state of the RDY bit indicates whether the device is ready with new conversion result. When the Master finds the RDY bit is cleared, it can send a not-acknowledge (NAK) bit and a stop bit to exit the current read operation and send a new read command for the latest conversion data. Once the conversion data has been read, the ready bit toggles to ‘1’ until the next new conversion data is ready. The conversion data in the output register is overwritten every time a new conversion is completed. Figure 5-3 shows an example of reading the conversion data. The user can rewrite the configuration byte any time for a new setting. Table 5-1 and Table 5-2 show the examples of the configuration bit operation. 5.3 I2C Serial Communications The device communicates with Master (microcon- troller) through a serial I2C (Inter-Integrated Circuit) interface and support standard (100 kbits/sec), fast (400 kbits/sec) and high-speed (3.4 Mbits/sec) modes. The serial I2C is a bidirectional 2-wire data bus communication protocol using open-drain SCL and SDA lines. The device can only be addressed as a slave. Once addressed, it can receive configuration bits with a write command or transmit the latest conversion results with a read command. The serial clock pin (SCL) is an input only and the serial data pin (SDA) is bidirectional. The Master starts communication by sending a START bit and terminates the communication by sending a STOP bit. In read mode, the device releases the SDA line after receiving NAK and STOP bits. An example of a hardware connection diagram is shown in Figure 6-1. More details of the I2C bus characteristic is described in Section 5.6 “I2C Bus Characteristics”. 5.3.1 I2C DEVICE ADDRESSING The first byte after the START bit is always the address byte of the device, which includes the device code (4 bits), address bits (3 bits), and R/W bit. The device code of the MCP3425 is 1101, which is programmed at the factory. The device code is followed by three address bits (A2, A1, A0) which are also programmed at the factory. The three address bits allow up to eight MCP3425 devices on the same data bus line. The (R/W) bit determines if the Master device wants to read the conversion data or write to the Configuration register. If the (R/W) bit is set (read mode), the device outputs the conversion data in the following clocks. If the (R/W) bit is cleared (write mode), the device expects a configuration byte in the following clocks. When the device receives the correct address byte, it outputs an acknowledge bit after the R/W bit. Figure 5-1 shows the address byte. Figure 5-2 through Figure 5-3 show how to write the configuration register bits and read the conversion results. TABLE 5-1: WRITE CONFIGURATION BITS R/W O/C RDY Operation 0 0 0 No effect if all other bits remain the same - operation continues with the previous settings 0 0 1 Initiate One-Shot Conversion 0 1 0 Initiate Continuous Conversion 0 1 1 Initiate Continuous Conversion TABLE 5-2: READ CONFIGURATION BITS R/W O/C RDY Operation 1 0 0 New conversion result in One- Shot conversion mode has just been read. The RDY bit remains low until set by a new write command. 1 0 1 One-Shot Conversion is in prog- ress. The conversion result is not updated yet. The RDY bit stays high until the current conversion is completed. 1 1 0 New conversion result in Contin- uous Conversion mode has just been read. The RDY bit changes to high after reading the conver- sion data. 1 1 1 The conversion result in Continu- ous Conversion mode was already read. The next new con- version data is not ready. The RDY bit stays high until a new conversion is completed. Note: The High-Speed mode is not recommended for VDD less than 2.7V. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |