Electronic Components Datasheet Search
  English  ▼

X  

MFRC522 Datasheet(PDF) 51 Page - NXP Semiconductors

Part # MFRC522
Description  Contactless reader IC
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFRC522 Datasheet(HTML) 51 Page - NXP Semiconductors

Back Button MFRC522 Datasheet HTML 47Page - NXP Semiconductors MFRC522 Datasheet HTML 48Page - NXP Semiconductors MFRC522 Datasheet HTML 49Page - NXP Semiconductors MFRC522 Datasheet HTML 50Page - NXP Semiconductors MFRC522 Datasheet HTML 51Page - NXP Semiconductors MFRC522 Datasheet HTML 52Page - NXP Semiconductors MFRC522 Datasheet HTML 53Page - NXP Semiconductors MFRC522 Datasheet HTML 54Page - NXP Semiconductors MFRC522 Datasheet HTML 55Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 96 page
background image
MFRC522_33
© NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3 — 26 October 2009
112133
51 of 96
NXP Semiconductors
MFRC522
Contactless reader IC
9.3.2.9
RxThresholdReg register
Selects thresholds for the bit decoder.
9.3.2.10
DemodReg register
Defines demodulator settings.
9.3.2.11
Reserved register 1Ah
Functionality is reserved for future use.
Table 69.
RxThresholdReg register (address 18h); reset value: 84h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
MinLevel[3:0]
reserved
CollLevel[2:0]
Access
R/W
-
R/W
Table 70.
RxThresholdReg register bit descriptions
Bit
Symbol
Description
7 to 4
MinLevel
[3:0]
defines the minimum signal strength at the decoder input that will be
accepted
if the signal strength is below this level it is not evaluated
3
reserved
reserved for future use
2 to 0
CollLevel
[2:0]
defines the minimum signal strength at the decoder input that must be
reached by the weaker half-bit of the Manchester encoded signal to
generate a bit-collision relative to the amplitude of the stronger half-bit
Table 71.
DemodReg register (address 19h); reset value: 4Dh bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
AddIQ[1:0]
FixIQ
reserved
TauRcv[1:0]
TauSync[1:0]
Access
R/W
R/W
-
R/W
R/W
Table 72.
DemodReg register bit descriptions
Bit
Symbol
Value
Description
7 to 6
AddIQ
[1:0]
-
defines the use of I and Q channel during reception
Remark: the FixIQ bit must be set to logic 0 to enable the following
settings:
00
selects the stronger channel
01
selects the stronger channel and freezes the selected channel
during communication
10
reserved
11
reserved
5
FixIQ
1
if AddIQ[1:0] are set to X0b, the reception is fixed to I channel
if AddIQ[1:0] are set to X1b, the reception is fixed to Q channel
4
reserved
-
reserved for future use
3 to 2
TauRcv
[1:0]
-
changes the time-constant of the internal PLL during data reception
Remark: if set to 00b the PLL is frozen during data reception
1 to 0
TauSync
[1:0]
-
changes the time constant of the internal PLL during burst



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com