| Electronic Components Datasheet Search |
|
MFRC522 Datasheet(PDF) 51 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFRC522 Datasheet(HTML) 51 Page - NXP Semiconductors |
|
51 / 96 page ![]() MFRC522_33 © NXP B.V. 2009. All rights reserved. Product data sheet PUBLIC Rev. 3 — 26 October 2009 112133 51 of 96 NXP Semiconductors MFRC522 Contactless reader IC 9.3.2.9 RxThresholdReg register Selects thresholds for the bit decoder. 9.3.2.10 DemodReg register Defines demodulator settings. 9.3.2.11 Reserved register 1Ah Functionality is reserved for future use. Table 69. RxThresholdReg register (address 18h); reset value: 84h bit allocation Bit 7 6 5 4 3 2 1 0 Symbol MinLevel[3:0] reserved CollLevel[2:0] Access R/W - R/W Table 70. RxThresholdReg register bit descriptions Bit Symbol Description 7 to 4 MinLevel [3:0] defines the minimum signal strength at the decoder input that will be accepted if the signal strength is below this level it is not evaluated 3 reserved reserved for future use 2 to 0 CollLevel [2:0] defines the minimum signal strength at the decoder input that must be reached by the weaker half-bit of the Manchester encoded signal to generate a bit-collision relative to the amplitude of the stronger half-bit Table 71. DemodReg register (address 19h); reset value: 4Dh bit allocation Bit 7 6 5 4 3 2 1 0 Symbol AddIQ[1:0] FixIQ reserved TauRcv[1:0] TauSync[1:0] Access R/W R/W - R/W R/W Table 72. DemodReg register bit descriptions Bit Symbol Value Description 7 to 6 AddIQ [1:0] - defines the use of I and Q channel during reception Remark: the FixIQ bit must be set to logic 0 to enable the following settings: 00 selects the stronger channel 01 selects the stronger channel and freezes the selected channel during communication 10 reserved 11 reserved 5 FixIQ 1 if AddIQ[1:0] are set to X0b, the reception is fixed to I channel if AddIQ[1:0] are set to X1b, the reception is fixed to Q channel 4 reserved - reserved for future use 3 to 2 TauRcv [1:0] - changes the time-constant of the internal PLL during data reception Remark: if set to 00b the PLL is frozen during data reception 1 to 0 TauSync [1:0] - changes the time constant of the internal PLL during burst |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |