| Electronic Components Datasheet Search |
|
MFRC522 Datasheet(PDF) 61 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFRC522 Datasheet(HTML) 61 Page - NXP Semiconductors |
|
61 / 96 page ![]() MFRC522_33 © NXP B.V. 2009. All rights reserved. Product data sheet PUBLIC Rev. 3 — 26 October 2009 112133 61 of 96 NXP Semiconductors MFRC522 Contactless reader IC 9.3.4.4 TestPinEnReg register Enables the test bus pin output driver. 9.3.4.5 TestPinValueReg register Defines the HIGH and LOW values for the test port D1 to D7 when it is used as I/O. Table 122. TestSel2Reg register bit descriptions Bit Symbol Value Description 7 TstBusFlip 1 test bus is mapped to the parallel port in the following order: TstBusBit4,TstBusBit3, TstBusBit2, TstBusBit6, TstBusBit5, TstBusBit0; see Section 16.1 on page 79 6 PRBS9 - starts and enables the PRBS9 sequence according to ITU-TO150 Remark: all relevant registers to transmit data must be configured before entering PRBS9 mode the data transmission of the defined sequence is started by the Transmit command 5 PRBS15 - starts and enables the PRBS15 sequence according to ITU-TO150 Remark: all relevant registers to transmit data must be configured before entering PRBS15 mode the data transmission of the defined sequence is started by the Transmit command 4 to 0 TestBusSel [4:0] - selects the test bus; see Section 16.1 “Test signals” Table 123. TestPinEnReg register (address 33h); reset value: 80h bit allocation Bit 7 6 5 4 3 2 1 0 Symbol RS232LineEn TestPinEn[5:0] reserved Access R/W R/W - Table 124. TestPinEnReg register bit descriptions Bit Symbol Value Description 7 RS232LineEn 0 serial UART lines MX and DTRQ are disabled 6 to 1 TestPinEn [5:0] - enables the output driver on one of the data pins D1 to D7 which outputs a test signal Example: setting bit 1 to logic 1 enables pin D1 output setting bit 5 to logic 1 enables pin D5 output Remark: If the SPI is used, only pins D1 to D4 can be used. If the serial UART interface is used and the RS232LineEn bit is set to logic 1 only pins D1 to D4 can be used. 0 reserved - reserved for future use Table 125. TestPinValueReg register (address 34h); reset value: 00h bit allocation Bit 7 6 5 4 3 2 1 0 Symbol UseIO TestPinValue[5:0] reserved Access R/W R/W - |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |