Electronic Components Datasheet Search
  English  ▼

X  

PCF2119AU/2DA/2 Datasheet(PDF) 41 Page - NXP Semiconductors

Part # PCF2119AU/2DA/2
Description  LCD controllers/drivers
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF2119AU/2DA/2 Datasheet(HTML) 41 Page - NXP Semiconductors

Back Button PCF2119AU/2DA/2 Datasheet HTML 37Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 38Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 39Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 40Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 41Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 42Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 43Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 44Page - NXP Semiconductors PCF2119AU/2DA/2 Datasheet HTML 45Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 79 page
background image
PCF2119X_5
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 05 — 13 August 2009
41 of 79
NXP Semiconductors
PCF2119x
LCD controllers/drivers
11.2 I2C-bus interface
The I2C-bus is for bidirectional, two-line communication between different ICs or modules.
The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines
must be connected to a positive supply via pull-up resistors. Data transfer may be initiated
only when the bus is not busy.
Each byte of eight bits is followed by an acknowledge bit. A slave receiver which is
addressed must generate an acknowledge after the reception of each byte.
Also a master receiver must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA line during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge
related clock pulse (set-up and hold times must be taken into consideration).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge bit on the last byte that has been clocked out of the slave. In this event the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 26. System configuration
Fig 27. Bit transfer
Fig 28. Definition of START and STOP conditions
mga807
SDA
SCL
MASTER
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
SLAVE
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
MASTER
TRANSMITTER/
RECEIVER
mbc621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
mbc622
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com