Electronic Components Datasheet Search
  English  ▼

X  

ATmega88 Datasheet(PDF) 166 Page - ATMEL Corporation

Part # ATmega88
Description  8-bit Microcontroller with 8K Bytes In-System Programmable Flash
PDF  340 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega88 Datasheet(HTML) 166 Page - ATMEL Corporation

Back Button ATmega88 Datasheet HTML 162Page - ATMEL Corporation ATmega88 Datasheet HTML 163Page - ATMEL Corporation ATmega88 Datasheet HTML 164Page - ATMEL Corporation ATmega88 Datasheet HTML 165Page - ATMEL Corporation ATmega88 Datasheet HTML 166Page - ATMEL Corporation ATmega88 Datasheet HTML 167Page - ATMEL Corporation ATmega88 Datasheet HTML 168Page - ATMEL Corporation ATmega88 Datasheet HTML 169Page - ATMEL Corporation ATmega88 Datasheet HTML 170Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 340 page
background image
166
7530H–AVR–02/09
ATmega48/88/168 Automotive
Figure 17-1. USART Block Diagram(1)
Note:
1. Refer to Figure 1-1 on page 2 and Table 10-9 on page 77 for USART0 pin placement.
The dashed boxes in the block diagram separate the three main parts of the USART (listed from
the top): Clock Generator, Transmitter and Receiver. Control Registers are shared by all units.
The Clock Generation logic consists of synchronization logic for external clock input used by
synchronous slave operation, and the baud rate generator. The XCKn (Transfer Clock) pin is
only used by synchronous transfer mode. The Transmitter consists of a single write buffer, a
serial Shift Register, Parity Generator and Control logic for handling different serial frame for-
mats. The write buffer allows a continuous transfer of data without any delay between frames.
The Receiver is the most complex part of the USART module due to its clock and data recovery
units. The recovery units are used for asynchronous data reception. In addition to the recovery
units, the Receiver includes a Parity Checker, Control logic, a Shift Register and a two level
receive buffer (UDRn). The Receiver supports the same frame formats as the Transmitter, and
can detect Frame Error, Data OverRun and Parity Errors.
PARITY
GENERATOR
UBRRn [H:L]
UDRn(Transmit)
UCSRnA
UCSRnB
UCSRnC
BAUD RATE GENERATOR
TRANSMIT SHIFT REGISTER
RECEIVE SHIFT REGISTER
RxDn
TxDn
PIN
CONTROL
UDRn(Receive)
PIN
CONTROL
XCKn
DATA
RECOVERY
CLOCK
RECOVERY
PIN
CONTROL
TX
CONTROL
RX
CONTROL
PARITY
CHECKER
OSC
SYNC LOGIC
Clock Generator
Transmitter
Receiver



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com