ATmega16A datasheet(243/352 Pages) ATMEL

243 / 352 page

243

8154B–AVR–07/09

ATmega16A

Note:

Incorrect setting of the switches in Figure 24-10 will make signal contention and may damage the part. There are several input

choices to the S&H circuitry on the negative input of the output comparator in Figure 24-10. Make sure only one path is selected

from either one ADC pin, Bandgap reference source, or Ground.

If the ADC is not to be used during scan, the recommended input values from Table 24-6 should

be used. The user is recommended not to use the Differential Gain stages during scan. Switch-

cap based gain stages require fast operation and accurate timing which is difficult to obtain

when used in a scan chain. Details concerning operations of the differential gain stage is there-

fore not provided.

The AVR ADC is based on the analog circuitry shown in Figure 24-10 with a successive approx-

imation algorithm implemented in the digital logic. When used in Boundary-scan, the problem is

usually to ensure that an applied analog voltage is measured within some limits. This can easily

be done without running a successive approximation algorithm: apply the lower limit on the digi-

tal DAC[9:0] lines, make sure the output from the comparator is low, then apply the upper limit

on the digital DAC[9:0] lines, and verify the output from the comparator to be high.

The ADC need not be used for pure connectivity testing, since all analog inputs are shared with

a digital port pin as well.

When using the ADC, remember the following:

• The Port Pin for the ADC channel in use must be configured to be an input with pull-up

disabled to avoid signal contention.

MUXEN_3

Input

Input Mux bit 3

MUXEN_2

Input

Input Mux bit 2

MUXEN_1

Input

Input Mux bit 1

MUXEN_0

Input

Input Mux bit 0

NEGSEL_2

Input

Input Mux for negative input for

differential signal, bit 2

NEGSEL_1

Input

Input Mux for negative input for

differential signal, bit 1

NEGSEL_0

Input

Input Mux for negative input for

differential signal, bit 0

PASSEN

Input

Enable pass-gate of gain stages.

PRECH

Input

Precharge output latch of

comparator. (Active low)

SCTEST

Input

Switch-cap TEST enable. Output

from x10 gain stage send out to

Port Pin having ADC_4

Input

Output of gain stages will settle

faster if this signal is high first two

ACLK periods after AMPEN goes

high.

VCCREN

Input

Selects Vcc as the ACC reference

voltage.

Table 24-6.

Boundary-scan Signals for the ADC (Continued)

Signal

Name

Direction as Seen

from the ADC

Description

Recommended

Input when Not

in Use

Output Values when Recommended

Inputs are used, and CPU is not

Using the ADC

ATmega16A Datasheet(PDF) 243 Page - ATMEL Corporation

ATmega16A Datasheet(HTML) 243 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL