Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8144 Datasheet(PDF) 6 Page - Wolfson Microelectronics plc

Part # WM8144
Description  Integrated 10-bit Data Acquisition system for Imaging Applications
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8144 Datasheet(HTML) 6 Page - Wolfson Microelectronics plc

Back Button WM8144 Datasheet HTML 2Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 10Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
WM8144-10
Wolfson Microelectronics
6
Pin Descriptions
Pin No.
Name
Type
Description
23
RINP
Analogue IP
Red Channel input video
22
GINP
Analogue IP
Green Channel input video
21
BINP
Analogue IP
Blue Channel input video
33
CDATA[7]
Digital IO
Image compensation data read/write at twice ADC conversion rate
34
CDATA[6]
Digital IO
35
CDATA[5]
Digital IO
36
CDATA[4]
Digital IO
37
CDATA[3]
Digital IO
38
CDATA[2]
Digital IO
39
CDATA[1]
Digital IO
40
CDATA[0]
Digital IO
32
MCLK
Digital IP
Master clock. This clock is applied at either six, four or two times the input
pixel rate depending on the operational mode. MCLK is divided internally to
define the ADC samples rate and to provide the clock source for digital logic.
31
VSMP
Digital IP
Video sample synchronisation pulse. This signal is applied synchronously with
MLCK to specify the point in time that the input is sampled. The timing of
internal multiplexing between the R, G and B channels is derived from this
signal
29
RLC
Digital IP
Selects whether reset level clamp is applied on a pixel-by-pixel basis. If RLC
is required on each pixel then this pin can be tied high
19
VRLC
Analogue OP
Selectable analogue output voltage for RLC
13
VRT
Analogue IP
ADC reference voltages. The ADC reference range is applied between
14
VRB
Analogue IP
VRT (full scale) and VRB (zero level). VRU and VRL can be used to
15
VRU
Analogue IP
derive optimum reference voltages from an external 5V reference
16
VRL
Analogue IP
20
VMID
Analogue OP
Buffered mid-point of ADC reference string.
42
OP[9]
Digital IO
Tri-state digital 10-bit bi-directional bus. There are four modes:
43
OP[8]
Digital IO
Tri-state: when OEB = 1
44
OP[7]
Digital IO
Output ten-bit: ten bit data is output from bus
45
OP[6]
Digital IO
Output 8-bit multiplexed: data output on OP[9:2] at 2*ADC conversion rate
46
OP[5]
Digital IO
Input 8-bit: control data is input on bits OP[9:2]
47
OP[4]
Digital IO
48
OP[3]
Digital IO
1OP[2]
Digital IO
2OP[1]
Digital IO
3OP[0]
Digital IO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com