Electronic Components Datasheet Search
  English  ▼

X  

WM8144 Datasheet(PDF) 22 Page - Wolfson Microelectronics plc

Part # WM8144
Description  Integrated 10-bit Data Acquisition system for Imaging Applications
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8144 Datasheet(HTML) 22 Page - Wolfson Microelectronics plc

Back Button WM8144 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8144 Datasheet HTML 26Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 27 page
background image
WM8144-10
Wolfson Microelectronics
22
Configuration of the WM8144-10 (Contd.)
Table 7: Control Bit Descriptions
Register
Bit No
Bit(s)
Default
Description
Setup
0
ENADC
1
ADC standby control: 0 = standby, 1 = active
Register 1
1
CDS
1
Select Correlated double sampling mode: 0 = normal sampling, 1 =
CDS mode
2
MONO
0
Mono/Colour select: 0 = colour, 1 = monochrome operation
3
DEFPG
1
Select Default Pixel Gain: 0 = external pixel gain, 1 = internal
4
DEFPO
1
Select Default Pixel Offsets: 0 = external pixel offsets, 1 = internal
5
DEFDV
0
Select default internal Data Valid: 0 = external DV, 1 = internal
6
VSMP6M
0
Required when VSMP at 6MSPS: 0 = other mode, 1 = VSMP at 6MSPS
7
DVMODE
0
External Data Valid control (refer to Bit Allocation Assignment table)
Setup
0
MUXOP
0
Eight bit output mode: 0 = ten-bit, 1 = 8-bit multiplexed
Register 2
1
2
INVOP
0
Inverts ADC output: 0 = non-inverting, 1 = inverting
3
LATCHOP
0
OP bus updated on DV pulse; OP bus updated each sample, 1 = update
only on DV pulse
4
BYPASS
0
Bypass digital post-processing; 0 = no bypass, 1 = bypass
5
CDATOUT
0
Data on OP pins available on CDAT pins; 0 = no, 1 = yes
6
7
Setup
1-0
RLC1-0
01
Reset Level Clamp voltage
Register 3
00 = 1.5V
01 = 2.5V
10 = 3.5V
11 = Reserved
3-2
PWP1-0
00
Parallel Word Partitioning
See Bit Allocation Assignment (Table 3)
5-4
CDSREF1-0
01
CDS Mode Reset Timing Adjust
00 = Advance 1 MCLK Period
01 = Normal
10 = Retard 1 MCLK Period
11 = Retard 2 MCLK Period
7-6
CHAN1-0
00
Monochrome mode channel select
00 = Red Channel
01 = Green Channel
10 = Blue Channel
11 = Reserved
Setup
1
DACRNG
0
Alters range of offset DAC output
Register 4
0 = DAC output range equal to Vmid/2 (1.25V)
1 = DAC output range equal to 1.5 * Vmid/2 (1.875V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com