Electronic Components Datasheet Search
  English  ▼

X  

68HC705PD6 Datasheet(PDF) 35 Page - Motorola, Inc

Part # 68HC705PD6
Description  SPECIFICATION (General Release)
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC705PD6 Datasheet(HTML) 35 Page - Motorola, Inc

Back Button 68HC705PD6 Datasheet HTML 31Page - Motorola, Inc 68HC705PD6 Datasheet HTML 32Page - Motorola, Inc 68HC705PD6 Datasheet HTML 33Page - Motorola, Inc 68HC705PD6 Datasheet HTML 34Page - Motorola, Inc 68HC705PD6 Datasheet HTML 35Page - Motorola, Inc 68HC705PD6 Datasheet HTML 36Page - Motorola, Inc 68HC705PD6 Datasheet HTML 37Page - Motorola, Inc 68HC705PD6 Datasheet HTML 38Page - Motorola, Inc 68HC705PD6 Datasheet HTML 39Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 165 page
background image
July 7, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05PD6
INTERRUPTS
MOTOROLA
REV 1.1
4-1
SECTION 4
INTERRUPTS
The MCU can be interrupted in seven different ways:
•
Non-maskable Software Interrupt Instruction (SWI)
•
P-Decoder Interrupt
•
External Interrupt (IRQ)
•
Key Wake-Up Interrupt (KWI)
•
Timer Interrupt
•
SCI Interrupt
•
RTC Interrupt
4.1
CPU INTERRUPT PROCESSING
Interrupts cause the processor to save register contents on the stack and to set the
interrupt mask (I-bit) to prevent additional interrupts. Unlike RESET, hardware interrupts
do not cause the current instruction execution to be halted, but are considered pending
until the current instruction is complete.
If interrupts are not masked (I-bit in the CCR is cleared) and the corresponding interrupt
enable bit is set the processor will proceed with interrupt processing. Otherwise, the next
instruction is fetched and executed. If an interrupt occurs the processor completes the
current instruction, then stacks the current CPU register states, sets the I-bit to inhibit
further interrupts, and finally checks the pending hardware interrupts. If more than one
interrupt is pending following the stacking operation, the interrupt with the highest vector
location shown in Table 4-1 will be serviced first. The SWI is executed the same as any
other instruction, regardless of the I-bit state.
When an interrupt is to be processed the CPU fetches the address of the appropriate
interrupt software service routine from the vector table at locations $FFF0 thru $FFFF as
defined in Table 4-1.
An RTI instruction is used to signify when the interrupt software service routine is
completed. The RTI instruction causes the register contents to be recovered from the
stack and normal processing to resume at the next instruction that was to be executed
when the interrupt took place. Figure 4-1 shows the sequence of events that occur during
interrupt processing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com