P9S12XEP100F1MVLR datasheet(86/1324 Pages) FREESCALE

86 / 1324 page

Chapter 1 Device Overview MC9S12XE-Family

MC9S12XE-Family Reference Manual , Rev. 1.21

Freescale Semiconductor

Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers

indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010

1.7

ADC0 Conﬁguration

1.7.1

External Trigger Input Connection

The ADC module includes four external trigger inputs ETRIG0, ETRIG1, ETRIG2, and ETRIG3. The

external trigger allows the user to synchronize ADC conversion to external trigger events. Table 1-17

shows the connection of the external trigger inputs.

Consult the ATD block description for information about the analog-to-digital converter module. ATD

block description refererences to freeze mode are equivalent to active BDM mode.

1.7.2

ADC0 Channel[17] Connection

Further to the 16 externally available channels, ADC0 features an extra channel[17] that is connected to

the internal temperature sensor at device level. To access this channel ADC0 must use the channel

encoding SC:CD:CC:CB:CA = 1:0:0:0:1 in ATDCTL5. For more temperature sensor information, please

refer to 1.10.1 Temperature Sensor Conﬁguration

1.8

ADC1 External Trigger Input Connection

The ADC module includes four external trigger inputs ETRIG0, ETRIG1, ETRIG2, and ETRIG3. The

external trigger feature allows the user to synchronize ADC conversion to external trigger events. Table 1-

18 shows the connection of the external trigger inputs.

Consult the ADC block description for information about the analog-to-digital converter module. ADC

block description refererences to freeze mode are equivalent to active BDM mode.

Table 1-17. ATD0 External Trigger Sources

External Trigger

Input

Connectivity

ETRIG0

Pulse width modulator channel 1

ETRIG1

Pulse width modulator channel 3

ETRIG2

Periodic interrupt timer hardware trigger 0

ETRIG3

Periodic interrupt timer hardware trigger 1

Table 1-18. ATD1 External Trigger Sources

External Trigger

Input

Connectivity

ETRIG0

Pulse width modulator channel 1

ETRIG1

Pulse width modulator channel 3

ETRIG2

Periodic interrupt timer hardware trigger 0

ETRIG3

Periodic interrupt timer hardware trigger 1

P9S12XEP100F1MVLR Datasheet(PDF) 86 Page - Freescale Semiconductor, Inc

P9S12XEP100F1MVLR Datasheet(HTML) 86 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL