Electronic Components Datasheet Search
  English  ▼

X  

EP3SL340 Datasheet(PDF) 24 Page - Altera Corporation

Part # EP3SL340
Description  Stratix III Device Handbook, Volume 2
PDF  341 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3SL340 Datasheet(HTML) 24 Page - Altera Corporation

Back Button EP3SL340 Datasheet HTML 20Page - Altera Corporation EP3SL340 Datasheet HTML 21Page - Altera Corporation EP3SL340 Datasheet HTML 22Page - Altera Corporation EP3SL340 Datasheet HTML 23Page - Altera Corporation EP3SL340 Datasheet HTML 24Page - Altera Corporation EP3SL340 Datasheet HTML 25Page - Altera Corporation EP3SL340 Datasheet HTML 26Page - Altera Corporation EP3SL340 Datasheet HTML 27Page - Altera Corporation EP3SL340 Datasheet HTML 28Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 341 page
background image
Table 1–20. PLL Specifications for Stratix III Devices (Part 1 of 3)
Symbol
Parameter
C2
C3, I3
C4, I4
C4L, I4L
Unit
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 1.1 V
V
CCL = 0.9 V
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
f
IN
Input clock frequency
5
—
800
(1)
5—
717
(1)
5—
717
(1)
5—
717
(1)
5—
717
(1)
MHz
f
INPFD
Input frequency to the PFD
5
—
325
5
—
325
5
—
325
5
—
325
5
—
325
MHz
f
VCO
PLL VCO operating range
600
—
1600
600
—
1300
600
—
1300
600
—
1300
600
—
1300
MHz
t
EINDUTY
Input clock or external feedback
clock input duty cycle
40
—
60
40
—
60
40
—
60
40
—
60
40
—
60
%
f
OUT
Output frequency for internal global
or regional clock
——
600
(2)
——
500
(2)
——
450
(2)
——
450
(2)
——
375
(2)
MHz
f
OUT_EXT
Output frequency for dedicated
external clock output
——
800
(2)
——
717
(2)
——
717
(2)
——
717
(2)
——
717
(2)
MHz
t
OUTDUTY
Duty cycle for external clock output
(when set to 50%)
45
50
55
45
50
55
45
50
55
45
50
55
45
50
55
%
t
FCOMP
External feedback clock
compensation time
——
10
——
10
—
—
10
—
—10
—
—10
ns
t
CONFIGPLL
Time required to reconfigure scan
chain
—
3.5
—
—
3.5
—
—
3.5
—
—
3.5
—
—
3.5
—
scanclk
cycles
t
CONFIGPHASE
Time required to reconfigure phase
shift
—1
—
—
1
—
—
1
—
—
1
—
—1
—
scanclk
cycles
f
SCANCLK
scanclk
frequency
—
—
100
—
—
100
—
—
100
—
—
100
—
—
100
MHz
t
LOCK
Time required to lock from end of
device configuration
—
—
1—
—
1
—
—
1—
—
1
—
—
1
ms
t
DLOCK
Time required to lock dynamically
(after switchover or reconfiguring
any non-post-scale
counters/delays)
—
—
1—
—
1
—
—
1—
—
1
—
—
1
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com