Electronic Components Datasheet Search
  English  ▼

X  

LTC2463CDDPBF Datasheet(PDF) 12 Page - Linear Technology

Part # LTC2463CDDPBF
Description  Ultra-Tiny, 16-Bit I짼C ?誇 ADCs with 10ppm/째C Max Precision Reference
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2463CDDPBF Datasheet(HTML) 12 Page - Linear Technology

Back Button LTC2463CDDPBF Datasheet HTML 8Page - Linear Technology LTC2463CDDPBF Datasheet HTML 9Page - Linear Technology LTC2463CDDPBF Datasheet HTML 10Page - Linear Technology LTC2463CDDPBF Datasheet HTML 11Page - Linear Technology LTC2463CDDPBF Datasheet HTML 12Page - Linear Technology LTC2463CDDPBF Datasheet HTML 13Page - Linear Technology LTC2463CDDPBF Datasheet HTML 14Page - Linear Technology LTC2463CDDPBF Datasheet HTML 15Page - Linear Technology LTC2463CDDPBF Datasheet HTML 16Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 20 page
background image
LTC2461/LTC2463
12
24613f
APPLICATIONS INFORMATION
The LTC2461 (single-ended input) output code is a direct
binary encoded result, see Table 1.
Data Input Format
After a START condition, the master sends a 7-bit ad-
dress followed by a read/write request (R/W) bit. The
R/W bit is 0 for a write. The data input word is 4 bits long
and consists of two enable bits (EN1 and EN2) and two
programming bits (SPD and SLP), see Figure 5b. EN1 is
applied to the first rising edge of SCL after a valid write
address is acknowledged. Programming is enabled by
setting EN1 = 1 and EN2 = 0.
The speed bit (SPD) is only used by the LTC2461. In the
default mode, SPD = 0, the output rate is 60Hz and con-
tinuous background offset calibration is not performed. By
changing the SPD bit to 1, background offset calibration
is performed and the output rate is reduced to 30Hz. The
LTC2463 data output rate is always 60Hz and background
offset calibration is performed (SPD = don’t care).
The sleep bit (SLP) is used to power down the on chip
reference. In the default mode, the reference remains
powered up even when the ADC is powered down. If the
SLP bit is set HIGH, the reference will power down after
Figure 5b. Timing Diagram for Writing to the LTC2461/LTC2463
SDA
SCL
EN1
EN2
SPD
SLP
W
SLEEP
START BY
MASTER
DATA INPUT
7
8
9
1
23456
7
8
9
1
2
…
7-BIT ADDRESS
ACK BY
LTC2461/LTC2463
ACK BY
LTC2461/LTC2463
24613 F03
Table 1. LTC2461/LTC2463 Output Data Format
SINGLE ENDED INPUT VIN
(LTC2461)
DIFFERENTIAL INPUT VOLTAGE
VIN+ – VIN– (LTC2463)
D15
(MSB)
D14
D13
D12...D2
D1
D0
(LSB)
CORRESPONDING
DECIMAL VALUE
≥VREF
≥VREF
1
1
1
1
1
1
65535
VREF – 1LSB
VREF – 1LSB
1
1
1
1
1
0
65534
0.75 • VREF
0.5 • VREF
1
1
0
0
0
0
49152
0.75 • VREF – 1LSB
0.5 • VREF – 1LSB
1
0
1
1
1
1
49151
0.5 • VREF
0
1
0
0
0
0
0
32768
0.5 • VREF – 1LSB
–1LSB
0
1
1
1
1
1
32767
0.25 • VREF
–0.5 • VREF
0
1
0
0
0
0
16384
0.25 • VREF – 1LSB
–0.5 • VREF – 1LSB
0
0
1
1
1
1
16383
0
≤ –VREF
000
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com